Cross-Layer Software Dependability on Unreliable Hardware

IEEE Transactions on Computers

Volumn 65, Issue 1, 2016, Pages 80-94

  Rehman, Semeen ^a   Chen, Kuan Hsun ^b   Kriebel, Florian ^a   Toma, Anas ^a   Shafique, Muhammad ^a   Chen, Jian Jia ^b   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

^b TU DORTMUND UNIVERSITY   (Germany)

Author keywords

Compiler; cross layer; embedded systems; fault tolerance; real time; reliability; reliable software; scheduling; soft errors; software transformations

Indexed keywords

COMPUTER SOFTWARE; FAULT TOLERANCE; NETWORK COMPONENTS; PROGRAM COMPILERS; RADIATION HARDENING; REAL TIME SYSTEMS; RELIABILITY; SCHEDULING; SOFTWARE RELIABILITY; VIDEO SIGNAL PROCESSING;

COMPILER; CROSS LAYER; REAL TIME; SOFT ERROR; SOFTWARE TRANSFORMATION;

EMBEDDED SYSTEMS;

EID: 84961684168     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2015.2417554     Document Type: Article

References (33)

1. Flux calculator. (Mar. 2015). [Online]. Available: http://www. seutest.com/cgi-bin/FluxCalculator.cgi
2. AMD. AMD PhenomTM II Processor Product Data Sheet 2010.
3. H. Aydin, R. G. Melhem, and D. Mosse, "Tolerating faults while maximizing reward," in Proc. 12th Euromicro Conf. Real-Time Syst., 2000, pp. 219-226.
4. R. Azevedo, S. Rigo, M. Bartholomeu, G. Araujo, C. C. de Araujo, and E. Barros, "The archc architecture description language and tools," Int. J. Parallel Programm., vol. 33, no. 5, pp. 453-484, 2005.
5. R. Baumann, "Radiation-induced soft errors in advanced semiconductor technologies," IEEE Trans. Device Materials Rel., vol. 5, no. 3, pp. 305-316, Sep. 2005.
6. Y. Cao, J. Velamala, K. Sutaria, M. S.-W. Chen, J. Ahlbin, I. S. Esqueda, M. Bajura, and M. Fritze, "Cross-layer modeling and simulation of circuit reliability," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 33, no. 1, pp. 8-23, Jan. 2014.
7. L. Chen and A. Avizienis, "N-version programming: A faulttolerance approach to reliability of software operation," in Proc. 25th Int. Symp. Fault-Tolerant Comput., Jun. 1995, p. 113.
8. A. Dunkels, N. Finne, J. Eriksson, and T. Voigt, "Run-time dynamic linking for reprogramming wireless sensor networks," in Proc. 4th Int. Conf. Embedded Netw. Sensor Syst., 2006, pp. 15-28.
9. C.-C. Han, K. G. Shin, and J. Wu, "A fault-tolerant scheduling algorithm for real-time periodic tasks with possible software faults," IEEE Trans. Comput., vol. 52, no. 3, pp. 362-372, Mar. 2003.
10. J. Henkel, L. Bauer, N. Dutt, P. Gupta, S. Nassif, M. Shafique, M. Tahoori, and N. Wehn, "Reliable on-chip systems in the nano-era: Lessons learnt and future trends," in Proc. 50th ACM / EDAC / IEEE Des. Autom. Conf., May 2013, pp.1-10.
11. J. Henkel, L. Bauer, H. Zhang, S. Rehman, and M. Shafique, "Multi-layer dependability: From microarchitecture to application level," in Proc. Des. Autom. Conf., 2014, pp. 1-6.
12. J. Hu, S. Wang, and S. Ziavras, "In-register duplication: Exploiting narrow-width value for improving register file reliability," in Proc. Int. Conf. Dependable Syst. Netw., Jun. 2006, pp. 281-290.
13. J. S. Hu, S. Wang, and S. G. Ziavras, "In-register duplication: Exploiting narrow-width value for improving register file reliability," in Proc. Int. Conf. Dependable Syst. Netw., Philadelphia, PA, USA, Jun. 25-28, 2006, pp. 281-290.
14. IBM, IBM XIV Storage System cache (Mar. 2015). [Online]. Available: http://publib.boulder.ibm.com/infocenter/ibmxiv/r2/ index.jsp
15. V. Izosimov, P. Eles, and Z. Peng, "Value-based scheduling of distributed fault-tolerant real-time systems with soft and hard timing constraints," in Proc. 8th IEEE Workshop Embedded Syst. Real-Time Multimedia, 2010, pp. 31-40.
16. V. Izosimov, P. Pop, P. Eles, and Z. Peng, "Synthesis of fault-tolerant embedded systems with checkpointing and replication," in Proc. IEEE 3rd Int. Workshop Electron. Des., Test Appl., 2006, pp. 440-447.
17. L. Li, V. Degalahal, N. Vijaykrishnan, M. T. Kandemir, and M. J. Irwin, "Soft error and energy consumption interactions: A data cache perspective," in Proc. Int. Symp. Low Power Electron. Des., Newport Beach, CA, USA, Aug. 9-11, 2004, pp. 132-137.
18. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard-real-time environment," J. ACM, vol. 20, no. 1, pp. 46-61, 1973.
19. A. Masrur, P. Kindt, M. Becker, S. Chakraborty, V. Kleeberger, M. Barke, and U. Schlichtmann, "Schedulability analysis for processors with aging-aware autonomic frequency scaling," in Proc. IEEE Int. Conf. Embedded Real-Time Comput. Syst. Appl., 2012, pp. 11-20.
20. S. Mitra, K. Brelsford, and P. N. Sanda, "Cross-layer resilience challenges: Metrics and optimization," in Proc. Des., Autom. Test Eur. Conf. Exhib., 2010, pp. 1029-1034.
21. A. K. Mok, "Fundamental design problems of distributed systems for the hard-real-time environment," Cambridge, MA, USA, Tech. Rep. MIT/LCS/TR-297, 1983.
22. S. S. Mukherjee, C. Weaver, J. Emer, S. K. Reinhardt, and T. Austin, "A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor," in Proc. IEEE/ACM 36th Annu. Int. Symp. Microarchit., 2003, p. 29.
23. N. Oh, P. Shirvani, and E. McCluskey, "Error detection by duplicated instructions in super-scalar processors," IEEE Trans. Rel., vol. 51, no. 1, pp. 63-75, Mar. 2002.
24. S. Rehman, F. Kriebel, M. Shafique, and J. Henkel, "Reliabilitydriven software transformations for unreliable hardware," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 33, no. 11, pp. 1597-1610, Nov. 2014.
25. S. Rehman, M. Shafique, and J. Henkel, "Instruction scheduling for reliability-aware compilation," in Proc. 49th ACM/EDAC/IEEE Des. Autom. Conf., 2012, pp. 1288-1296.
26. S. Rehman, M. Shafique, F. Kriebel, and J. Henkel, "Reliable software for unreliable hardware: Embedded code generation aiming at reliability," in Proc. 9th Int. Conf. Hardware/Softw. Codes. Syst. Synthesis, 2011, pp. 237-246.
27. G. A. Reis, J. Chang, N. Vachharajani, R. Rangan, D. I. August, and S. S. Mukherjee, "Software-controlled fault tolerance," ACM Trans. Archit. Code Optim., vol. 2, no. 4, pp. 366-396, Dec. 2005.
28. G. P. Saggese, N. J. Wang, Z. Kalbarczyk, S. J. Patel, and R. K. Iyer, "An experimental study of soft errors in microprocessors," IEEE Micro, vol. 25, no. 6, pp. 30-39, Nov./Dec. 2005.
29. M. Shafique, S. Rehman, P. V. Aceituno, and J. Henkel, "Exploiting program-level masking and error propagation for constrained reliability optimization," in Proc. 50th Des. Autom. Conf., 2013, pp. 1-9.
30. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in Proc. Int. Conf. Dependable Syst. Netw., 2002, pp. 389-398.
31. R. Vadlamani, J. Zhao, W. P. Burleson, and R. Tessier, "Multicore soft error rate stabilization using adaptive dual modular redundancy," in Proc. Des., Autom. Test Eur. Conf. Exhib., 2010, pp. 27-32.
32. R. Venkatasubramanian, J. Hayes, and B. Murray, "Low-cost online fault detection using control flow assertions," in Proc. 9th IEEE On-Line Testing Symp., Jul. 2003, pp. 137-143.
33. J. Yan and W. Zhang, "Compiler-guided register reliability improvement against soft errors," in Proc. 5th ACM Int. Conf. Embedded Softw., 2005, pp. 203-209.