Quantitative evaluation of three reconfiguration strategies on FPGAs: A case study

Proceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000

Volumn 1, Issue , 2000, Pages 337-342

  Cadens, J O ^a   Megson, G M ^a   Plaks, T P ^a  

^a UNIVERSITY OF READING   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RECONFIGURABLE ARCHITECTURES;

FUNCTIONAL DENSITY; INTEGRATED CIRCUIT TECHNOLOGY; NON-TRIVIAL; POTENTIAL BENEFITS; QUANTITATIVE EVALUATION; QUANTITATIVE RESULT; RECONFIGURABLE COMPUTING; SCALAR QUANTIZERS;

RECONFIGURABLE HARDWARE;

EID: 84960400392     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPC.2000.846574     Document Type: Conference Paper

References (13)

1. A. DeHon and J. Wawrzynek. Reconfigurable computing: what, why, and implications for design automation. In Proc. of the 1999 Design Automation Conference, June 1999.
2. G. Ghare and S. Lee. Dynamic reconfiguration of a pmmla for high-throughput applications. In Proc. IEEE Reconfigurable Architectures Workshop, pages 1-6, Mar. 1998.
3. J. D. Hadley and B. L. Hutchings. Design methodologies for partially reconfigured systems. In Proc. IEEE Workshop on FPGA's Custom Computing Machines, pages 167-176, Napa, CA, Apr. 1996.
4. B. L. Hutchings and M. J. Wirthlin. Implementation approaches for reconfigurable logic applications. In Field Programmable Logic and Applications LNCS 975, pages 419-428. Springer, 1995.
5. cGregor, D. Robinson, and P. Lysaght. A hardware/software co-design enviroment for reconfigurable logic systems. In Field Programmable Logic and Applications, Tallin, Estonia, Sept. 1998.
6. G. M. Megson and E. Diemoz. Scalar quantisation using a fast systolic array. Electron. Lett., 33(17):1435-1437, 1997.
7. E. Sanchez, M. Sipper, J. O. Haenni, J. L. Beuchat, A. Stauffer, and A. Perez-Uribe. Static and dynamic configurable systems. IEEE Trans. Comput., 48(6):556-563, June 1999.
8. K. Sayood. Introduction to data compression. Morgan Kaufmann Publishers, San Francisco, CA, 1996.
9. B. Schoner, C. Jones, and J. Villasenor. Issues in wireless video coding using run-time reconfigurable fpgas. In Proc. IEEE Workshop on FPGA's Custom Computing Machines, pages 85-89, Napa, CA, Apr. 1995.
10. N. Shirazi, W. Luk, and P. Y. K. Cheung. Run-time management of dynamically reconfigurable designs. In Field Programmable Logic and Applications LNCS 1482, pages 59-68. Springer, 1998.
11. M. J. Wirthlin and B. L. Hutchings. Improving functional density through run-time constant propagation. In ACM/SIGDA Int. Symp. Field Programmable Gate Arrays, pages 86-92, Monterey, CA, Feb. 1997.
12. M. J. Wirthlin and B. L. Hutchings. Improving functional density using run-time circuit reconfiguration. IEEE Trans. on VLSI Systems, 6(2):247-256, June 1998.
13. Xilinx, Inc. A 32 x 16 Reconfigurable Correlator for the XC6200, July 1997. Application Note XAPP 084.