Experimental evaluation of energy behavior of iteration space tiling

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2017, Issue , 2001, Pages 142-157

  Kandemir, Mahmut ^a   Vijaykrishnan, Narayanan ^a   Irwin, Mary Jane ^a   Kim, Hyun Suk ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL LINGUISTICS; ENERGY UTILIZATION; POWER MANAGEMENT;

COMPILER OPTIMIZATIONS; ENERGY IMPACT; EXPERIMENTAL EVALUATION; ITERATION SPACES; OPTIMIZING COMPILERS; PERFORMANCE-ORIENTED; SOFTWARE AND HARDWARES; SYSTEM ENERGY CONSUMPTION;

PROGRAM COMPILERS;

EID: 84958772665     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45574-4_10     Document Type: Conference Paper

References (27)

1. D. Burger, T. Austin, and S. Bennett. Evaluating future microprocessors: the SimpleScalar tool set. Technical Report CS-TR-96-103, Computer Science Dept., University of Wisconsin, Madison, July 1996.
2. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. DeMan. Global communication and memory optimizing transformations for low power signal processing systems. In Proc. the IEEE Workshop on VLSI Signal Processing, pages 178–187, 1994.
3. R. Y. Chen, R. M. Owens, and M. J. Irwin. Validation of an architectural level power analysis technique. In Proc. the 35th Design Automation Conference (DAC), June 1998.
4. S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In Proc. the SIGPLAN’95 Conference on Programming Language Design and Implementation, La Jolla, CA, June 1995.
5. V. Cuppu, B. Jacob, B. Davis, and T. Mudge. A performance comparison of contemporary DRAM architectures. In Proc.the 26th Int. Symp. Computer Architecture (ISCA), May 1999, pp. 222–233.
6. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. Memory energy management using software and hardware directed power mode control, Technical Report CSE-00-004, Dept. of Computer Science and Engineering, Penn State University, April 2000.
7. K. Esseghir. Improving Data Locality for Caches. Master’s Thesis, Dept. of Computer Science, Rice University, September 1993.
8. K. Ghose and M. B. Kamble. Reducing power in superscalar processor caches using subbanking, multiple line buffers, and bit-line segmentation. In Proc. 1999 International Symposium Low Power Electronics and Design, 1999, pages 70–75.
9. M. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. In Proc. the International Symposium on Low Power Electronics and Design, page 143, August 1997.
10. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee. Improving locality using loop and data transformations in an integrated framework. In Proc. the International Symposium on Microarchitecture, Dallas, TX, December, 1998
11. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and W. Ye. Influence of compiler optimizations on system power. In Proc. the 37th Design Automation Conference (DAC), Los Angeles, California USA, June 5–9, 2000.
12. M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and H. S. Kim. Towards energyaware iteration space tiling, In Proc. the Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES), Vancouver, B.C., June, 2000.
13. I. Kodukula, N. Ahmed, and K. Pingali. Data-centric multilevel blocking. In Proc. the SIGPLAN Conf. Programming Language Design and Implementation, June 1997.
14. M. Lam, E. Rothberg, and M. Wolf. The cache performance of blocked algorithms. In Proc. the 4th Int. Conf. Arch. Supp. for Prog. Lang. & Oper. Sys., April 1991.
15. W. Li. Compiling for NUMA Parallel Machines. Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993.
16. Y. Nunomura et.al. M32R/D–Integrating DRAM and microprocessor, IEEE MICRO, November/December 1997
17. G. Rivera and C.-W. Tseng. Data transformations for eliminating conflict misses. In Proc. the 1998 ACM SIGPLAN Conference on Programming Language Design and Implementation, Montreal, Canada, June 1998.
18. G. Rivera and C.-W. Tseng. A comparison of compiler tiling algorithms. In Proc. the 8th International Conference on Compiler Construction (CC’99), Amsterdam, The Netherlands, March 1999.
19. K. Roy and M. Johnson. Software power optimization. In Low Power Design in Deep Sub-micron Electronics, Kluwer Academic Press, October 1996.
20. V. Sarkar, G. R. Gao, and S. Han. Locality analysis for distributed shared-memory multiprocessors. In Proc. the Ninth International Workshop on Languages and Compilers for Parallel Computing, Santa Clara, California, August 1996.
21. W-T. Shiue and C. Chakrabarti. Memory exploration for low power, embedded systems. In Proc. the 36th Design Automation Conference (DAC), New Orleans, Louisiana, 1999.
22. C.-L. Su and A. M. Despain, Cache design trade-offs for power and performance optimization: A case study, In Proc. ISLPED, pp. 63–68, 1995.
23. J. Xue and C.-H. Huang. Reuse-driven tiling for data locality. In Languages and Compilers for Parallel Computing, Z. Li et al., Eds., Lecture Notes in Computer Science, Volume 1366, Springer-Verlag, 1998.
24. M. Wolf and M. Lam. A data locality optimizing algorithm. In Proc. the ACM SIGPLAN 91 Conf. Programming Language Design and Implementation, pages 30–44, June 1991.
25. M. Wolf, D. Maydan, and D. Chen. Combining loop transformations considering caches and scheduling. In Proc. International Symposium on Microarchitecture, pages 274–286, Paris, France, December 1996.
26. M. Wolfe. High Performance Compilers for Parallel Computing, Addison Wesley, CA, 1996.
27. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. The design and use of SimplePower: A cycle-accurate energy estimation tool. In Proc. the 37th Design Automation Conference (DAC), Los Angeles, California USA, June 5–9, 2000.