Product interval automata: A subclass of timed automata

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1738, Issue , 1999, Pages 60-71

  D’Souza, Deepak ^a   Thiagarajan, P S ^a  

^a CHENNAI MATHEMATICAL INSTITUTE   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; SOFTWARE ENGINEERING; STATE SPACE METHODS;

HEIDELBERG; MAZURKIEWICZ TRACES; PARTIAL ORDER; PARTIAL ORDER REDUCTIONS; TIMED AUTOMATA; VERIFICATION TASK;

AUTOMATA THEORY;

EID: 84958753228     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46691-6_5     Document Type: Conference Paper

References (24)

1. R. Alur, D. L. Dill: A theory of timed automata, Theoretical Computer Science 126: 183-235 (1994).
2. R. Alur, L. Fix, T. A. Henzinger: Event-clock automata: a determinizable class of timed automata, Proc. 6th International Conference on Computer-aided Verification, LNCS 818, 1-13, Springer-Verlag (1994).
3. R. Alur, T. A. Henzinger: Logics and Models of Real Time: A Survey, in Real-Time: Theory in Practice, J. W. de Bakker, H. Huizing, W. -P. de Roever, G. Rozenberg (Eds.), LNCS 600, 74-106, (1992).
4. J. Bengtsson, B. Jonsson, J. Lilius, W Yi: Partial Order Reductions for Timed Systems, Proc. CONCUR '98, LNCS 1466 (1998).
5. B. Berthomieu, M. Diaz: Modelling and Verification of Time Dependent Systems Using Time Petri Nets, IEEE trans. on Soft. Engg. Vol 17, № 3, March 1991.
6. V. Diekert, G. Rozenberg: The Book of Traces, World Scientific, Singapore (1995).
7. D. D’Souza, P. S. Thiagarajan: Distributed Interval Automata, Internal Report TCS-98-3, Chennai Mathematical Institute (1998). (available at http://www.smi.ernet.in/techreps/)
8. W. Ebinger, A. Muscholl: Logical definability on infinite traces, Theoretical Computer Science 154: 67-84 (1996).
9. T. A. Henzinger, P. W. Kopke, A. Puri, P. Varaiya: What’s decidable about hybrid automata?, Proc. 27th Annual Symposium on Theory of Computing, 373-382, ACM Press (1995).
10. M. Minea: Partial Order Reduction for Model Checking of Timed Automata. To appear in the Proceedings of CONCUR’99.
11. P. Gastin, A. Petit: Asynchronous cellular automaton for infinite traces, Proceedings of ICALP '92, LNCS 623, 583-594 (1992).
12. R. Gerth, D. Peled, M. Vardi, P. Wolper: Simple On-the-fly Automatic Verification of Linear Temporal Logic. Proc. 15th IFIP WG 6.1 Int. Workshop on Protocol Specification, Testing, and Verification. North-Holland Publ. (1995).
13. T. A. Henzinger: It’s About Time: Real-Time Logics Reviewed, Proc. CONCUR '98, LNCS 1466, 366-372 (1998).
14. T. A. Henzinger, J.-F. Raskin, and P.-Y. Schobbens: The regular real-time languages, Proc. 25th International Colloquium on Automata, Languages, and Programming 1998, LNCS 1443, 580-591 (1998).
15. J. G. Henriksen, P. S. Thiagarajan: A Product Version of Dynamic Linear Time Temporal Logic, Proc. CONCUR '97, LNCS 1243, 45-58, (1997).
16. N. Klarlund, M. Mukund, M. Sohoni: Determinizing Buchi Asynchronous Automata, Proceedings of FSTTCS 15, LNCS 1026, 456-470 (1995).
17. O. Maler, A. Pnueli: Timing Analysis of Asynchronous Circuits using Timed Automata, in Proc. CHARME '95, LNCS 987, 189-205 (1995).
18. M. Mukund, P. S. Thiagarajan: Linear Time Temporal Logics over Mazurkiewicz Traces, Proc. MFCS 96, LNCS 1113, 62-92 (1996).
19. J. -F. Raskin, P. -Y. Schobbens: State-clock Logic: A Decidable Real-Time Logic, Proc. HART '97: Hybrid and Real-Time Systems, LNCS 1201, 33-47 (1997).
20. P. S. Thiagarajan: A Trace Consistent Subset of PTL, Proc. CONCUR '95, LNCS 962, 438-452 (1995).
21. W. Thomas: Automata on Infinite Objects, in J. V. Leeuwen (Ed.), Handbook of Theoretical Computer Science, Vol. B, 133-191, Elsevier Science Publ., Amsterdam (1990).
22. Th. Wilke: Specifying Timed State Sequences in Powerful Decidable Logics and Timed Automata, in Formal Techniques in Real-Time and Fault-Tolerant Systems, LNCS 863, 694-715 (1994).
23. G. Winskel, M. Nielsen: Models for Concurrency, in S. Abramsky, D. Gabbay (Eds.) Handbook of Logic in Computer Sc., Vol. 3, Oxford Univ Press (1994).
24. W. Yi, B. Jonsson: Decidability of Timed Language-Inclusion for Networks of Real-Time Communicating Sequential Processes, in Proc. FST&TCS 94, LNCS 880 (1994).