Using ITL and Tempura for large-scale specification and simulation

Proceedings of 4th Euromicro Workshop on Parallel and Distributed Processing, PDP 1996

Volumn , Issue , 1996, Pages 493-500

  Cau, A ^a   Zedan, H ^a   Coleman, N ^b   Moszkowski, B ^b  

^a LIVERPOOL JOHN MOORES UNIVERSITY   (United Kingdom)

^b NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

LARGE SCALE SYSTEMS; PARALLEL PROCESSING SYSTEMS;

DATAFLOW; MULTITHREADED;

FORMAL SPECIFICATION;

EID: 84958193927     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EMPDP.1996.500624     Document Type: Conference Paper

References (13)

1. H. Barrow. Proving the correctness of hardware designs. In VLSI Design, pages 64-77, July 1984.
2. R. Boyer and J. Moore. A Computational Logic. Academic Press, 1979.
3. J. Coleman. A high speed data-flow processing element and its performance compared to a von Neumann mainframe. In IEEE 7th Int'l. Parallel Processing Symp, pages 24-33, Newport Beach, California, 1993.
4. R. Gallimore, D. Coleman, and V. Stavridou. UMIST OBJ: A language for executable program specifications. Comp. J., pages 413-421, 1989.
5. M. Gordon. HOL: A machine oriented formulation of higher order logic. Technical Report Report 68, University of Cambridge, 1985.
6. F. Hanna and N. Daeche. Specification and verification using higher order logic. In Proc. of 7th Intern. Symp. on Computer Hardware Description Languages and Applications, pages 418-443, 1985.
7. P. Lescanne. Computer experiments with the REVE term rewriting system generator. In Proc. 10th ACM Symp. on PPL, 1983.
8. D. May, G. Barrett, and D. Shepherd. Designing chips that work. In C. Hoare and M. Gordon, editors, Mechanised Reasoning and Hardware Design, pages 3-18. Prentice Hall, 1992.
9. G. Milne. Circal: A calculus for circuit description. INTEGRATION. VLSI J., pages 121-160, 1983.
10. B. Mosskowski. Executing Temporal Logic Programs. Cambridge Univ. Press, Cambridge, UK, 1986.
11. S. Owre, J. Rushby, and N. Shankar. PVS: A prototype verification system. In D. Kapur, editor, International Conference on Automated Deduction, volume LNAI 607, pages 748-752, Saratoga, NY, June 1992. Springer Verlag.
12. Praxis Systems. The ELLA User Manual, 2.0 edition, 1986.
13. A. Sampaio and K. Parsaye-Ghomi. The formal specification and testing of expanded hardware building blocks. In Proc. Computer Science Conf, Rolla, MO, 1981.