Mixed-criticality embedded systems-A balance ensuring partitioning and performance

Proceedings - 18th Euromicro Conference on Digital System Design, DSD 2015

Volumn , Issue , 2015, Pages 453-461

  Paulitsch, Michael ^a   Duarte, Oscar Medina ^a   Karray, Hassen ^b   Mueller, Kevin ^b   Muench, Daniel ^b   Nowotsch, Jan ^b  

^a Global Transportation Systems Thales   (Austria)

^b AIRBUS GROUP INNOVATIONS   (Germany)

Author keywords

Mixed criticality systems; Multi core; Safety processes; Safety critical systems; Security; Security processes

Indexed keywords

CRITICALITY (NUCLEAR FISSION); INDUSTRIAL RESEARCH; SOCIETIES AND INSTITUTIONS; SYSTEMS ANALYSIS;

MIXED-CRITICALITY SYSTEMS; MULTI CORE; SAFETY CRITICAL SYSTEMS; SAFETY PROCESS; SECURITY;

EMBEDDED SYSTEMS;

EID: 84958171838     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2015.100     Document Type: Conference Paper

References (67)

1. D. Kleidermacher, M. Kleidermacher, Embedded Systems Security Practical Methods for Safe and Secure Software and Systems Development. 2012. ISBN: 978-0-12-386886-2.
2. M. Paulitsch, E. Schmidt, C. Scherrer, and H. Kantz. Industrial Applications. Chapter 14 in Time-Triggered Communication. Editor R. Obermaisser. CRC Press. 2012.
3. M. Paulitsch and K.R. Driscoll. Industrial communication technology handbook. Chapter 48 SAFEbus. R. Zurawski , ed. CRC Press, 2014.
4. A. Gerstinger, H. Kantz, and Ch. Scherrer, TAS Control Platform: A Platform for Safety-Critical Railway Applications, ERCIM News. Vol. 75, 2008.
5. A. Burns and R.I. Davis. Mixed Criticality Systems-A Review. Fifth edition. University of York, Feb. 1st, 2015.
6. P. Graydon and I. Bate. Safety assurance driven problem formulation for mixed-criticality scheduling. In Proc. WMC, RTSS, pp. 19-24. 2013.
7. SAE. ARP 4754a-Guidelines for Development of Civil Aircraft and Systems. Society of Automotive Engineers. Revision A. Dec. 21st, 2010.
8. IEC 61508-3: Functional safety of electrical/electronic/programmable electronic safety-related systems, International Electrotechnical Commission , Part 1-7. 2011.
9. CENELEC. EN 50129. Railway applications-Communication, signalling and processing systems-Safety related electronic systems for signaling. Feb. 2003.
10. S. Resch, A. Steininger, and C. Scherrer. Software composability and mixed criticality for triple modular redundant architectures. In SAFECOMP 2013, Workshop SASSUR (Next Generation of System Assurance Approaches for Safety-Critical Systems), 2013.
11. RTCA, DO-297 Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations. Nov. 8th, 2005.
12. EASA. Certification Memorandum-Development Assurance of Airborne Electronic Hardware. 2011.
13. Certification Authorities Software Team. CAST-32 Position Paper. Federal Aviation Administration /European Aviation Safety Agency, May 2014.
14. Common Criteria for Information Technology Security Evaluation-Part 1: Introduction and general model. 2012. Version 3.1, Rev. 4.
15. Common Criteria for Information Technology Security Evaluation-Part 2: Security functional components. 2012. Version 3.1, Rev. 4.
16. Common Criteria for Information Technology Security Evaluation-Part 3: Security assurance components. 2012. Version 3.1, Rev. 4.
17. Airlines Electronic Engineering Committee. ARINC 811: Commercial Aircraft Information Security Concepts of Operation and Process Framework. 2005.
18. Airlines Electronic Engineering Committee. Aircraft Data Network Part 5: Network Domain Characteristics and Interconnection. 2005.
19. ISO/IEC 15408-[1-3]:2009: Information technology-Security techniques-Evaluation criteria for IT security. 2009. Part 1-3.
20. RCTA/EUROCAE. ED-202A/DO-326A: Airworthiness Security Process Specification. 2014.
21. EUROCAE. ED-203: Airworthiness Security Methods and Considerations. 2012
22. EUROCAE. ED-204: Continuing Airworthiness Guidance for the Security of Aircraft Information the Security of Aircraft Info. 2013.
23. IEC62443 Industrial Communication Networks Network and System Security. Part 1 to 3. 2008-2013.
24. VDE, DIN VDE V 0831-104. Elektrische Bahn-Signalanlagen-Teil 104: Leitfaden fuer die IT Sicherheit auf Grundlage IEC 62443.
25. J. Rushby, Partitioning for Avionics Architectures: Requirements, Mechanisms, and Assurance, NASA Langley Research Center, NASA CR-1999-209347, June 1999.
26. S. Vestal, "Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance, " in Proc. Intl Real-Time Systems Symp. (RTSS), 2007.
27. S. Vestal, Personal conversation. June 2015.
28. K.J. Hayhurst, D.S. Veerhusen, J.J. Chilenski, A practical tutorial on modified condition/decision coverage. NASA/TM-2001-210876. 2001
29. DO-178C/ED-12C Software Considerations in Airborne Systems and Equipment Certification, RTCA Inc., Jan 2012.
30. P. Puschner: Experiments with WCET-Oriented Programming and the Single-Path Architecture. WORDS 2005: 205-210.
31. A. Hattendorf, A. Raabe, A. Knoll. Shared Memory Protection for Spatial Separation in Multicore Architectures. SIES 2012.
32. Intel Virtualization Technology for Directed I/O (VT-d spec) (2011)
33. A. Schranzhofer, J.J. Chen, L. Thiele. Timing Predictability on Multi-Processor Systems with Shared Resources. RePP. 2009.
34. F. Boniol, H. Casse, E. Noulard, C. Pagetti. Deterministic Execution Model on COTS Hardware. ARCS. 2012
35. R. Pellizzoni, E. Betti, S. Bak, Y. Gang, J. Criswell, M. Caccamo, R. Kegley. A Predictable Execution Model for COTS-Based Embedded Systems. RTAS. 2011.
36. S. Schliecker, M. Negrean, R. Ernst. Bounding the Shared Resource Load for the Performance Analysis of Multiprocessor Systems. DATE. 2010.
37. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, L. Sha. Memory Access Control in Multiprocessor for Real-Time Systems with Mixed Criticality. ECRTS. 2012.
38. J. Nowotsch, M. Paulitsch, D. Buehler, H. Theiling, S. Wegener, M. Schmidt. Multi-core Interference-Sensitive WCET Analysis Leveraging Runtime Resource Capacity Enforcement. ECRTS. 2014.
39. J. Nowotsch, M. Paulitsch. Quality of Service Capabilities for Hard Real-Time Applications on Multi-core Processors. RTNS. 2013.
40. J. Rushby, . Design and Verification of Secure Systems. In In Proc. of the 8th ACM symposium on Operating systems principles (pp. 12-21). Pacific Grove, California, USA: ACM. 1981.
41. J. Rushby, . Separation and Integration in MILS (The MILS Constitution). SRI International. 2008. Retrieved from http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.140.9324.
42. K. Mueller, M. Paulitsch, S. Tverdyshev, S., and H. Blasum, . MILSRelated Information Flow Control in the Avionic Domain: A View on Security-Enhancing Software Architectures. In Proc. of the 42nd Int. Conf. on Dependable Systems and Networks Worksh. (DSN-W). 2012.
43. EURO-MILS Consortium. EURO-MILS: Secure European virtualisation for trustworthy applications in critical domains. 2012-2016. 7th Framework Programme, FP7-ICT-2011-8
44. J. Rushby, R. DeLong. MILS Integration Protection Profile. http://www.csl.sri.com/users/rushby/slides/mipp-jan07.pdf. 2007.
45. Information Assurance Directorate, U.S. Government Protection Profile for Separation Kernels in Environment Requiring High Robustness. Version 1.03, June, 2007
46. NIAP/NSA. SKPP Sunset Q&A. http://www.niapccevs. org/announcements/SKPP%20Sunset%20Q&A.pdf. 2011.
47. EURO-MILS Consortium, 2015. Multiple Independent Levels of Security: Operating System (MILS PP: Operating System). Technical Report. http://www.euromils.eu/downloads/Deliverables/Y2/2015-EURO-MILS-Protection-Profile-White-Paper-V1.2.pdf
48. J. Nowotsch, M. Paulitsch, "Leveraging Multi-core Computing Architectures in Avionics", EDCC, 2012, European Dependable Computing Conference, European Dependable Computing Conference 2012, pp. 132-143, doi:10.1109/EDCC.2012.27
49. K. Mueller, G. Sigl, B. Triquet, and M. Paulitsch. . On MILS I/O Sharing Targeting Avionic Systems. In Proc. of the 10th European Dependable Computing Conference (EDCC) 2014.
50. Littlefield-Lawwill, J., & Kinnan, L. System Considerations for Robust Time and Space Partitioning in Integrated Modular Avionics. Digital Avionics Systems Conference (DASC), 2008
51. Jean, X., Gatti, M., Berthon, G., & Fumey, M. (2012). MULCORS-Use of Multicore Processors in airborne systems, EASA, Tech. Rep., 2012.
52. Mueller, K., Siegl, G., Triquet, B. & Paulisch, M. On MILS I/O Sharing Targeting Avionic Systems. Dependable Computing Conference (EDCC), 2014.
53. Bak, S., Betti, E., Pellizzoni, R., Caccamo, M., & Sha, L. Real-Time Control of I/O COTS Peripherals for Embedded Systems. Real-Time Systems Symposium (RTSS), 2009.
54. Kotaba, O., Nowotsch, J., Paulitsch, M., Petters, S., & Theiling, H. Multicore In Real-Time Systems-Temporal Isolation Challenges Due To Shared Resources. Workshop on Industry-Driven Approaches for Cost-effective Certification of Safety-Critical Mixed-Criticality Systems (WICERT), 2013.
55. Muench, D., Paulitsch, M., & Herkersdorf, A. Temporal Separation for Hardware-Based I/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using PCIe SR-IOV. International Conference on Architecture of Computing Systems (ARCS)., 2014.
56. Hattendorf, A., Raabe, A., & Knoll, A. Shared Memory Protection for Spatial Separation in Multicore Architectures. Symposium on Industrial Embedded Systems (SIES), 2012.
57. Schwarz, O., & Gehrmann, C. Securing DMA through Virtualization. Complexity in Engineering (COMPENG), 2012.
58. Muench, D., Isfort, O., Mueller, K., Paulitsch, M., & Herkersdorf, A. Hardware-Based I/O Virtualization for Mixed Criticality Real-Time Systems Using PCIe SR-IOV. International Conference on Embedded Software and Systems (ICESS), 2013.
59. PCI-SIG, "PCIe Base Speci-cation 3.0, " 2010.
60. PCI-SIG, "Single Root I/O Virtualization and Sharing Speci-cation 1.1, "2010
61. Muench, D., Paulitsch, M., & Herkersdorf, A. IOMPU: Spatial Separation for Hardware-Based I/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using Non Transparent Bridges. Int. Conf. on Embedded Software and Systems (ICESS)., 2015
62. Muench, D., Paulitsch, M., Hanka, O., & Herkersdorf, A. SgInt: Safeguarding Interrupts for Hardware-Based I/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using Non Transparent Bridges. Int. Conf. on Architecture of Computing Systems (ARCS), 2015
63. Muench, D., Paulitsch, M., Hanka, O., & Herkersdorf, A. MPIOV: Scaling Hardware-Based I/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using Non Transparent Bridges to (Multi-Core) Multi-Processor Systems. Conf. on Design, Automation and Test in Europe (DATE), 2015
64. Pek, G., Lanzi, A., Srivastava, A., Balzarotti, D., Francillon, A., & Neumann, C. On the Feasibility of Software Attacks on Commodity Virtual Machine Monitors via Direct Device Assignment. ACM Symposium on Information, Computer and Communications Security (ASIA CCS), 2014.
65. SYSGO, PikeOS Safe and Secure Virtualization. SYSGO Product Datasheet. 2014.
66. Carpenter, T.; Driscoll, K.; Hoyme, K.; Carciofini, J., "ARINC 659 scheduling: problem definition, " Real-Time Systems Symposium, 1994., Proceedings. pp.165, 169, 7-9 Dec 1994.
67. Parker, B.; "Amazing Fantasy #15-The first Spider-Man story, 1962