Network interface for a data driven network of workstations (D2 NOW)

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1615, Issue , 1999, Pages 257-268

  Kyriacou, Costas ^a   Evripidou, Paraskevas ^a  

^a UNIVERSITY OF CYPRUS   (Cyprus)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SCIENCE; COMPUTERS;

DATA-DRIVEN MODEL; HARDWARE OVERHEADS; HIGH THROUGHPUT; MULTITHREADED ARCHITECTURE; NETWORK OF WORKSTATIONS; PACKET DROPS; SHORT PACKETS; THREAD SYNCHRONIZATION;

ARTIFICIAL INTELLIGENCE;

EID: 84958068645     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0094927     Document Type: Conference Paper

References (14)

1. Robert A. Iannucci et al. Mutlithreaded Computer Architecture a Summary of the State of the Art. Kluwer Academic Publishers, 1994.
2. Panel Discussion. Architectural implementation issues for multithreadeding. In R. Iannucci et al., editor, Mutlithreaded Computer Architecture a Summary of the State of the Art. Kluwer Academic Publishers, 1994.
3. Jack Dennis and Guang Gao. Multithreaded Architectures: Principles, Projects and Issues. In R. Iannucci et al., editor, Mutlithreaded Computer Architecture a Summary of the State of the Art. Kluwer Academic Publishers, 1994.
4. P. Evripidou. Thread Synchronization Unit (TSU): A building block for High Performance Computers. In Proceedings of the International Symposium on High Perfomance Computing, Fukuoka, Japan, Nov. 1997.
5. E. Markatos and M. Katevenis. Telegraphos: High-performance networking for parallel processing on workstation clusters. In Symposium on High Performance Computer Architectures, 1996.
6. J. Heinlein, K. Gharachorloo, S. Dresser, and A. Gupta. Integration of message passing and shared memory in the stanford flash multiprocessor. In 6th International Conference on Architectural Support for Programming Languages, and Operating Systems, 1994.
7. J. Kuskin et al. The stanford flash multiprocessor. In 21st International Symposium on Computer Architecture, 1995.
8. Anant Agarwal et al The mit alewife machine: Architecture and performance. In 21st International Symposium on Computer Architecture, 1995.
9. David Kranz et al Integrating message passing and shared memory. In Fourth Symposium on Principles and Practices of Parallel Programming, May 1993.
10. T. Anderson, D. Culler, and D. Patterson. A case for now (networks of workstations). IEEE Micro, 1995.
11. Arvind and K. P. Gostelow. The U-Interpreter. IEEE Computer, pages 42-49, February 1982.
12. Intel Architecture Developer, Manual. Intel, 1997.
13. P. Evripidou and J-L. Gaudiot. A Decoupled Graph/Computation Data-Driven Architecture with Variable Resolution Actors. In Proceedings of the 1990 International Conference on Parallel Processing, August 1990.
14. M. Katevenis, P. Votsalaki, A. Efthymiou, and M. Stratakis. Vc-level flow control and shared buffering in the telegraphos switch. In IEEE Hot Interconnects III Symposium, 1995.