A 640M pixel/s 3.65mW sparse event-driven neuromorphic object recognition processor with on-chip learning

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn 2015-August, Issue , 2015, Pages C50-C51

  Kim, Jung Kuk ^a   Knag, Phil ^a   Chen, Thomas ^a   Zhang, Zhengya ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84957887648     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIC.2015.7231323     Document Type: Conference Paper

References (8)

1. Rozell et al., Neural computation, vol. 20, no. 10, pp. 2526-2563, 2008.
2. Lowe, ICCV, 1999.
3. Shapero et al., Neural Networks, vol. 45, pp. 134-143, 2013.
4. Kim et al., VLSI Symp., 2014.
5. Mairal et al., IEEE TPAMI, vol, 34, no. 4, pp. 791-804, 2012.
6. MNIST database. [Online]. http://yann.lecun.com/exdb/mnist.
7. Seo et al., CICC, 2011.
8. Merolla et al., CICC, 2011.