The improvement of a software design methodology by encapsulating knowledge from code

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 2, Issue , 1998, Pages 913-918

  McCollum, B ^a   Purnell, V ^a   Corr, P H ^a   Milligan, P ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

Expert Systems; Knowledge Elicitation; Neural Networks; Re engineering; Semi Automatic Parallelisation; Software Development Tools and Environments

Indexed keywords

CODES (SYMBOLS); EXPERT SYSTEMS; KNOWLEDGE ACQUISITION; LEGACY SYSTEMS; NEURAL NETWORKS; REENGINEERING;

DEVELOPMENT ENVIRONMENT; LEGACY CODE; PARALLELISATION; SOFTWARE DESIGN METHODOLOGIES; SOFTWARE DEVELOPMENT TOOLS; SOFTWARE ENGINEERING METHODOLOGIES; SPECIFIC PROBLEMS; WORKSTATION CLUSTERS;

SOFTWARE DESIGN;

EID: 84957816075     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.708121     Document Type: Conference Paper

References (19)

1. High Performance Fortran Forum, High Performance Fortran Language Specification, Version 1.0, Rice University, Houston, May 1993.
2. K Decker, J Dvorak and R Rehmann, A knowledge-based scientific parallel programming environment, Swiss Scientific Computing Centre, CSCS-TR-93-07, 1993.
3. W. Blume, R. Eigenmann, J. Hoeflinger, D. Padua, P. Peterson, L. Rauchwerger and P. Tu., Automatic Detection of Parallelism, High Performance Fortran.
4. B Chapman, T Fahringer, H Zima, Automatic support for data distribution on distributed memory multiprocessor systems, in U.Banerjee, et al., Eds., Proceedings of the 6th Workshop in Language and Compilers for Parallel Computing. Lecture Notes in Computer Science, vol. 768. New York: Springer-Verlag., ppl84-199, 1993.
5. T. Fahringer. "Effective Symbolic Analysis to Support Parallelizing Compilers and Performance Analysis" in High Performance Computing and Networking, Springer, pp 781-790, April 1997
6. P. Milligan, T. G. B. Benson and N. S. Scott. Towards the Development of a Mathematician's Assistant, Microprocessing and Microprogramming, 28, pp 25-30, 1989.
7. J. C. Quill, R. K. McConnell and P. Milligan. A Protype Environment for Parallelization, Lecture Notes in Computer Science 919, Springer Verlag, pp 936-, 1995
8. D. Bacon, S. Graham and 0. Sharp, ACM Compiler Transformations for HPC, TR UCB/CSD-93-781.
9. P. J. P. McMullan, P. Milligan, P. P. Sage and P. H. Corr. A Knowledge Based Approach to the Parallelisation, Generation and Evaluation of Code for Execution on Parallel Architectures. IEEE Computer Society Press, ISBN 0-8186-7703-l, pp 58-63, 1997
10. P. J. P. McMullan, P. Milligan and P. H. Corr. Knowledge Assisted Code Generation and Analysis. Lecture Notes in Computer Science 1225, Springer Verlag, ISBN 3-540-62898-3, pp 1030-1031, 1997
11. M. A. Fischler and O. Firschein, Intelligence: The Eye, the Brain, the Computer. Reading, MA: Addison-Wesley.
12. P. Milligan, P. P. Sage, P. J. P. McMullan and P. H. Corr. A Knowledge Based Approach to Parallel Software Engineering. In, Software Engineering for Parallel and Distributed Systems, Chapman and Hall, ISBN 0-412-75640-0, pp 297-302, 1996
13. V. Purnell, P. H. Corr and P. Milligan. Neural Networks for Code Transformation. Lecture Notes in Computer Science, 1225, Springer Verlag, ISBN 3-540-62898-3, pp 1028-1029. 1997
14. V. Purnell, P. H. Corr and P. Milligan. A Novel Approach to Loop Characterization. IEEE Computer Society Press, ISBN 0-8186-8215-9, pp 272-277, 1997
15. Z. Shen, Z. Li and P. C. Yew, An Empirical Study of Fortran Programs for Parallelizing Compilers, Technical Report 983, Centre for Supercomputing research and Development
16. J.Dongarra, A Test Suite for Parallelising Compilers: Description and Example Results, Parallel Computing, 17, pp 1247-1255, 1991
17. T. Kohonen. The Self-Organising Map. Proceedings of the IEEE, vol.78, pp 1464-1480, 1990
18. G.C. Fox, M. Johnson, G. Lyzenga, S. Otto, J. Salmon, D, Walker, Solving Problems on Concurrent Processors, Prentice Hall, 1988.
19. M. Berger and S. Bokhari, A Partitioning Strategy for Nonuniform Problems on Multiprocessors, IEEE Trans. C-36(5), 570-580 (1987).