Experiments in automating hardware verification using inductive proof planning

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1166, Issue , 1996, Pages 94-108

  Cantu, Francisco J ^a   Bundy, Alan ^b   Smaill, Alan ^b   Basin, David ^c  

^a SCHOOL OF ENGINEERING AND SCIENCES   (Mexico)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

^c MAX PLANCK INSTITUTE FOR INFORMATICS   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DESIGN; FORMAL METHODS; HARDWARE; RECONFIGURABLE HARDWARE; SWITCHING CIRCUITS;

HARDWARE VERIFICATION; ITS APPLICATIONS; MULTIPLIER DESIGN; PLANNING TECHNIQUES; PROOF PLANNING SYSTEM; SYNCHRONOUS SEQUENTIAL CIRCUITS; USER INTERACTION; VERIFICATION PROBLEMS;

COMPUTER HARDWARE;

EID: 84957619491     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/BFb0031802     Document Type: Conference Paper

References (17)

1. David Basin and Toby Walsh. Annotated Rewriting in Inductive Theorem Proving. Journal of Automated Reasoning, 16:147-180, 1996.
2. Richard J. Boulton. Efficiency in a fully-expansive theorem prover. Technical Report 337, University of Cambridge Computer Laboratory, 1994.
3. R.S. Boyer and J.S. Moore. A Computational Logic. Academic Press, 1979.
4. A. Bundy. The use of explicit plans to guide inductive proofs. In proc. of the 9th Conference on Automated Deduction, pp 111-120. Springer-Verlag, 1988.
5. A. Bundy and M. Gordon. Automatic Guidance of Mechanically Generated Proofs. Research proposal, Edinburgh-Cambridge, 1995.
6. A. Bundy, A. Stevens, F. van Harmelen, A. Ireland, and A. Smaill. Rippling: A Heuristic for Guiding Inductive Proofs. Artificial Intelligence, 62:185-253, 1993.
7. A. Bundy, F. van Harmelen, J. Hesketh, and A. Smaill. Experiments with Proof Plansfor Induction. Journal of Automated Reasoning, 7:303-324, 1991.
8. A. Bundy, F. van Harmelen, C. Horn, and A. Smaill. The Oyster-Clam system. In M.E. Stickel, editor, l0th International Conference on Automated Deduction, pages 647-648. Springer-Verlag, 1990. Lecture Notes in Artificial Intelligence 449.
9. Francisco J. Cantu. Inductive Proof Planning for Automating Hardware Verification. PhD thesis, University of Edinburgh, 1996. Forthcoming.
10. D. Cyrluk, N. Rajan, N. Shankar, and M.K. Srivas. Effective Theorem Proving]or Hardware Verification. In 2nd TPCD Conference, Springer-Verlag, 1994.
11. Warren Hunt. FM8501: A Verified Microprocessor. Technical report 47, Institute for Computing Science, University of Texas at Austin, 1986.
12. Jeff Joyce, G. Graham Birtwistle, and M. Gordon. Proving a Computer Correct in Higher-order Logic. Tech. Report 100, U. of Cambridge Computer Lab., 1986.
13. Jeffrey J. Joyce. Multi-level Verification o] Microprocessor-based Systems. Technical Report 195, University of Cambridge Computer Laboratory, 1990.
14. M. Morris Mano. Digital Logic and Computer Design. Prentice Hall, Inc, 1979.
15. S. Owre, J.M. Rushby, N. Shankar, and M.K. Srivas. A Tutorial on Using pvs for Hardware Verification. In 2nd TPCD Conference, Springer-Verlag, 1994.
16. Victor Rangel. Metodos Formales para Verificacion de Hardware: Un Estudio Comparativo. Master's thesis, Instituto Tecnologico de Monterrey, Mexico, 1996.
17. V. Stavridou, H. Barringer, and D.A. Edwards. Formal specification and verification of hardware: A comparative case study. In Proceedings of the 25th ACM/IEEE Design Automation Conference, pages 89-96. IEEE, 1988.