A VLSI implementation of an analog neural network suited for genetic algorithms

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2210, Issue , 2001, Pages 50-61

  Schemmel, Johannes ^a   Meier, Karlheinz ^a   Schürmann, Felix ^a  

^a UNIVERSITY OF HEIDELBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

GENETIC ALGORITHMS; NETWORK ARCHITECTURE; VLSI CIRCUITS;

ANALOG NEURAL NETWORK; FULL-SPEED; MULTI-LAYERED; SILICON AREA; VLSI IMPLEMENTATION;

NETWORK LAYERS;

EID: 84955596039     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45443-8_5     Document Type: Conference Paper

References (7)

1. Shibata, T., Kosaka, H., Ishii, H., Ohmi, T.: A Neuron-MOS Neural Network Using Self-Learning-Compatible Synapses Circuits. IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, (August 1995) 913–922
2. Diorio, C., Hasler, P., Minch, B., Mead, C.: A Single-Transistor Silicon Synapse. IEEE Transactions on Electron Devices, Vol. 43, No. 11, (November 1996) 1972–1980
3. Kramer, A.: Array-Based Analog Computation. IEEE Micro, (October 1996) 20–29
4. Schemmel, J., Loose, M., Meier, K.: A 66 × 66 pixels analog edge detection array with digital readout, Proceedings of the 25th European Solid-State Circuits Conference, Edition Frontinières, ISBN 2-86332-246-X, (1999) 298–301
5. Langeheine, J., Fölling, S., Meier, K., Schemmel, J.: Towards a Silicon Primordial Soup: A Fast Approach to Hardware Evolution with a VLSI Transistor Array. ICES 2000, Proceedings, Springer, ISBN 3-540-67338-5 (2000) 123-132
6. Montalvo, J., Gyurcsik R., Paulos J.,: An Analog VLSI Neural Network with On- Chip Perturbation Learning. IEEE Journal of Solid-State Circuits, Vol. 32, No. 4, (April 1997) 535–543
7. Hertz, J. Krogh, A., Palmer, R.: Introduction to the Theory of Neural Computation. Santa Fe Institute, ISBN 0-201-50395-6(1991) 131