A new FPGA technology mapping approach by cluster merging

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1142, Issue , 1996, Pages 366-370

  Yi, Kang ^a   Jhon, Chu Shik ^a  

^a Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; COST FUNCTIONS; MAPPING; MERGING; PROGRAM COMPILERS;

CELL COUNT; CLUSTER-MERGING; FPGA TECHNOLOGY; GLOBAL VIEW; IT SUPPORTS; MUX-BASED; OPTIMAL TECHNOLOGY; TECHNOLOGY MAPPING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84955593873     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61730-2_40     Document Type: Conference Paper

References (6)

1. R. Murgai, Y. Nishizakì, N. Shenoy, R. K. Brayton and A. Sangiovanni-Vincentelli, "Logic Synthesis for Programmable Gate Arrays", Proc 27th Design Automation Conference, pp. 620-625, June 1990.
2. R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli, "An Improved Synthesis Algorithm for Multiplexor-based PGA's", Proc 29th Design Automation Conference, pp. 380-386, 1992.
3. S. Ercolani and G. D. Micheli, "Technology Mapping for Electrically Programmable Gate Arrays", Proc. 28th Design Automation Conference, pp. 234-239, June 1991.
4. K. Karpins, "A-map: A Technology Mapper for Selector-based Field Programmable Gate Arrays", Proc. 28th Design Automation Conference, pp. 244-247, June 1991.
5. Actel Inc. The Actel FPGA Data Book, Sunnyvale, Califonia, 1993
6. M. R Garey and D. S. Johnson, Computers and Intractability, Freeman, 1979.