Optimal topology for distributed shared-memory multiprocessors: Hypercubes again?

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1123, Issue , 1996, Pages 205-212

  Duato, José ^a   Malumbres, M P ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; GEOMETRY; HYPERCUBE NETWORKS; INTERNET PROTOCOLS; MEMORY ARCHITECTURE; MULTIPROCESSING SYSTEMS;

CACHE COHERENCE PROTOCOLS; COHERENCE PROTOCOL; DIRECT INTERCONNECTION NETWORKS; DISTRIBUTED SHARED MEMORY MULTIPROCESSORS; HIGHER-DIMENSIONAL; HYPERCUBE TOPOLOGY; LOW DIMENSIONAL; OPTIMAL TOPOLOGIES;

TOPOLOGY;

EID: 84955593371     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-61626-8_26     Document Type: Conference Paper

References (12)

1. A. Agarwal, "Limits on interconnection network performance", IEEE Trans. Parallel Distributed Syst., vol. 2, no. 4, pp. 398-412, Oct. 1991.
2. R.V. Boppana, and S. Chalasani, "A comparison of adaptive wormhole routing algorithms," in Proc. 20th Annu. Int. Symp. Comput. Architecture, May 1993.
3. A.A. Chien, "A cost and speed model for k-ary n-cube wormhole routers," in Proc. Hot Interconnects'93, Aug. 1993.
4. W.J. Dally and C.L. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks," IEEE Trans. Comput., vol. 36, no. 5, pp. 547-553, May 1987.
5. W.J. Dally, "Express cubes: Improving the performance of k-ary n-cube interconnection networks," IEEE Trans. Comput., vol. 40, no. 9, pp. 1016-1023, Sept. 1991.
6. W.J. Dally, "Virtual-channel flow control," IEEE Trans. Parallel Distributed Syst., vol. 3, no. 2, pp. 194-205, Mar. 1992.
7. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE Trans. Parallel Distributed Syst., vol. 4, no. 12, pp. 1320-1331, Dec. 1993.
8. J. Duato and P. López, "Performance evaluation of adaptive routing algorithms for k-ary n-cubes," in Proc. Workshop on Parallel Computer Routing and Communication, May 1994.
9. Intel Scalable Systems Division, "Intel Paragon Systems Manual," Intel Corporation.
10. R.E. Kessler and J.L. Schwarzmeier, "CRAY T3D: A new dimension for Cray Research," in Compcon, pp. 176-182, Spring 1993.
11. J. Kuskin et al., "The Stanford FLASH multiprocessor," in Proc. 21st Annu. Int. Symp. Comput. Architecture, April 1994.
12. D. Lenoski, J. Laudon, K. Gharachorloo, W. Weber, A. Gupta, J. Hennessy, M. Horowitz and M. Lam, "The Stanford DASH multiprocessor," IEEE Computer Magazine, vol. 25, no. 3, pp. 63-79, March 1992.