|
Volumn , Issue , 2000, Pages 70-76
|
Analysis of a multi-layer fault-tolerant COTS architecture for deep space missions
|
Author keywords
Aerospace electronics; Costs; Design methodology; Fault tolerance; Fault tolerant systems; Laboratories; Logic; Mission critical systems; Propulsion; Protection
|
Indexed keywords
COMPUTER CIRCUITS;
COSTS;
DESIGN;
FIGHTER AIRCRAFT;
IEEE STANDARDS;
INTERPLANETARY FLIGHT;
NASA;
PROPULSION;
AEROSPACE ELECTRONICS;
COMMERCIAL OFF THE SHELVES;
COMMERCIAL OFF-THE SHELVES;
COMMERCIAL-OFF-THE-SHELF;
DESIGN METHODOLOGY;
FAULT- TOLERANT SYSTEMS;
LOGIC;
MISSION CRITICAL SYSTEMS;
MULTI-LAYERS;
PROTECTION;
FAULT TOLERANCE;
|
EID: 84951733646
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ASSET.2000.888035 Document Type: Conference Paper |
Times cited : (10)
|
References (11)
|