|
Volumn 2002-January, Issue , 2002, Pages 22-34
|
An FPGA implementation of triangle mesh decompression
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTERS;
ENCODING (SYMBOLS);
HARDWARE;
MESH GENERATION;
3D GEOMETRIC MODEL;
BANDWIDTH REQUIREMENT;
COMPRESSION EFFICIENCY;
DECOMPRESSION ALGORITHM;
DESIGN AND IMPLEMENTATIONS;
FPGA IMPLEMENTATIONS;
HARDWARE IMPLEMENTATIONS;
THREEDIMENSIONAL (3-D);
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
|
EID: 84950113383
PISSN: 10823409
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/FPGA.2002.1106658 Document Type: Conference Paper |
Times cited : (12)
|
References (16)
|