메뉴 건너뛰기




Volumn 2001-January, Issue , 2001, Pages 209-213

An entropy-based learning hardware organization using FPGA

Author keywords

Algorithm design and analysis; Arithmetic; Artificial neural networks; Biological neural networks; Circuits; Computer architecture; Entropy; Field programmable gate arrays; Hardware; Training data

Indexed keywords

BIOINFORMATICS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DESIGN; DIGITAL ARITHMETIC; ENTROPY; HARDWARE; INTEGRATED CIRCUIT DESIGN; NETWORKS (CIRCUITS); NEURAL NETWORKS; SYSTEM BUSES; SYSTEM THEORY;

EID: 84949977207     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSST.2001.918519     Document Type: Conference Paper
Times cited : (3)

References (9)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.