The multiple variable order problem for binary decision diagrams: Theory and practical application

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2001-January, Issue , 2001, Pages 85-90

  Scholl, C ^a   Becker, B ^a   Brogle, A ^a  

^a UNIVERSITY OF FREIBURG   (Germany)

Author keywords

Application software; Boolean functions; Circuit faults; Circuit simulation; Computational modeling; Computer science; Computer simulation; Data structures; Logic design; Logic testing

Indexed keywords

APPLICATION PROGRAMS; BINS; BOOLEAN FUNCTIONS; CIRCUIT SIMULATION; COMPUTATION THEORY; COMPUTER AIDED DESIGN; COMPUTER SCIENCE; COMPUTER SIMULATION; COMPUTER SOFTWARE; DATA STRUCTURES; DECISION THEORY; DESIGN; LOGIC CIRCUITS; LOGIC DESIGN; LOGIC SYNTHESIS; PROBLEM SOLVING; SOFTWARE TESTING;

CIRCUIT FAULTS; COMPUTATIONAL MODEL; DESIGN VERIFICATION; DYNAMIC VARIABLE ORDERING; FAULT SIMULATION; LOGIC TESTING; REDUCED ORDERED BINARY DECISION DIAGRAM; TEST GENERATIONS;

BINARY DECISION DIAGRAMS;

EID: 84949802600     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2001.913285     Document Type: Conference Paper

References (25)

1. S.B. Akers. Binary decision diagrams. IEEE Trans. on Comp., 27:509-516, 1978.
2. P. Ashar and S. Malik. Fast functional simulation using branching programs. In Int'l Conf. on CAD, pages 408-412, 1995.
3. B. Bollig, M. Löbbing, and I. Wegener. Simulated annealing to improve variable orderings for OBDDs. In Int'l Workshop on Logic Synth., pages 5b:5.1-5.10, 1995.
4. B. Bollig and I. Wegener. Improving the variable ordering of OBDDs is NP-complete. IEEE Trans. on Comp., 45(9):993-1002, 1996.
5. K.S. Brace, R.L. Rudell, and R.E. Bryant. Efficient implementation of a BDD package. In Design Automation Conf., pages 40-45, 1990.
6. R.E. Bryant. Graph - based algorithms for Boolean function manipulation. IEEE Trans. on Comp., 35(8):677-691, 1986.
7. R.E. Bryant. Symbolic Boolean manipulation with ordered binary decision diagrams, ACM, Comp. Surveys, 24:293-318, 1992.
8. G. Cabodi, P. Camurati, and S. Quer. Improved reachability analysis of large finite state machines. In Int'l Conf. on CAD, pages 354-360, 1996.
9. G. Cabodi, S. Quer. C. Meinel, Harald Sack, A. Slobodová, and C. Stangier. Binary decision diagrams and the multiple variable order problem. In Int'l Workshop on Logic Synth., pages 346-352, 1998.
10. R. Drechsler, B. Becker, and N. Göckel. A genetic algorithm for variable ordering of OBDDs. In Int'l Workshop on Logic Synth., pages 5c:5.55-5.64, 1995.
11. E. Felt, G York, R. Brayton, and A. Sangiovanni-Vincentelli. Dynamic Variable Reordering for BDD Minimization. In European Design Automation Conf., pages 130-135, 1993.
12. H. Fujii, G. Ootomo, and C. Hori. Interleaving based variable ordering methods for ordered binary decision diagrams. In Int'l Conf. on CAD, pages 38-41, 1993.
13. M. Fujita, H. Fujisawa, and N. Kawato. Evaluation and improvements of Boolean comparison method based on binary decision diagrams. In Int'l Conf. on CAD, pages 2-5, 1988.
14. M. Fujita, Y. Matsunaga, and T. Kakuda. On variable ordering of binary decision diagrams for the application of multi-level synthesis. In European Conf. on Design Automation, pages 50-54, 1991.
15. N. Ishiura, H. Sawada, and S. Yajima. Minimization of binary decision diagrams based on exchange of variables. In Int'l Conf. on CAD, pages 472-475, 1991.
16. C.Y. Lee. Representation of switching circuits by binary decision diagrams. Bell System Technical Jour., 38:985-999, 1959.
17. S. Malik, A.R. Wang, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. Logic verification using binary decision diagrams in a logic synthesis environment. In Int'l Conf. on CAD, pages 6-9, 1988.
18. P.C. McGeer, K.L. McMillan, A. Saldanha, A.L. Sangiovanni-Vincentelli, and P. Scaglia. Fast discrete function evaluation using decision diagrams. In Int'l Conf. on CAD, pages 402-407, 1995.
19. B.M.E. Moret. Decision trees and diagrams. In Computing Surveys, volume 14, pages 593-623, 1982.
20. A. Narayan, A. Isles, J. Jain, R.K. Brayton, and A.L. Sangiovanni-Vincentelli. Reachability analysis using partitioned-robdds. In Int'l Conf. on CAD, pages 388-393, 1997.
21. R. Rudell. Dynamic variable ordering for ordered binary decision diagrams. In Int'l Conf. on CAD, pages 42-47, 1993.
22. C. Scholl, B. Becker, and A. Brogle. Solving the multiple variable order problem for binary decision diagrams by use of dynamic reordering techniques. Technical Report 130, Albert-Ludwigs-University, Freiburg, September 1999.
23. C. Scholl, R. Drechsler, and B. Becker. Functional simulation using binary decision diagrams. In Int'l Conf. on CAD, pages 8-12, 1997.
24. F. Somenzi. CUDD: CU Decision Diagram Package Release 2.3.0. University of Colorado at Boulder, 1998.
25. S. Tani, K. Hamaguchi, and S. Yajima. The Complexity of the Optimal Variable Ordering Problem of Shared Binary Decision Diagrams, volume 762 of LNCS. Proc. ISAAC'93, 1993.