Using automatable proof obligations for component-based design checking

Proceedings - ECBS 1999, IEEE Conference and Workshop on Engineering of Computer-Based Systems

Volumn , Issue , 1999, Pages 304-310

  Rangarajan, M ^a   Alexander, P ^b   Abu Ghazaleh, N B ^b  

^a University of Cincinnati   (United States)

^b State University of New York at Binghamton   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; ENGINEERING; INDUSTRIAL ENGINEERING;

COMPONENT BASED DESIGN; FORMAL ANALYSIS METHOD; MATHEMATICAL FOUNDATIONS; PARTIAL CORRECTNESS; PROOF OBLIGATIONS; RIGOROUS ANALYSIS; STATE EXPLOSION; TRADITIONAL ENGINEERINGS;

COMPUTER SCIENCE;

EID: 84949684279     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECBS.1999.755895     Document Type: Conference Paper

References (6)

1. M. Abadi and L. Lamport. Conjoining specifica-tions. ACM Transactions on Programming Lan-guages and Systems, 17(3):507-534, 1995
2. R. Allen and D. Garlan. Formalizing Architectural Connection. In Proc. Sixteenth International Con-ference on Software Engineering, pages 71-80, May 1994
3. R. Allen and D. Garlan. A Case Study in Architec-tural Modelling: The AEGIS System. In Proceed-ings of the 8th International Workshop on Software Specification and Design, March 1996
4. P. Baraona. The Syntax and Semantics of VSPEC, A Larch/VHDL Specification Language. PhD the-sis, University of Cincinnati, 1998
5. P. Baraona and P. Alexander. Abstract architec-ture representation using VSPEC. VLSI Design, To Appear
6. A. J. Camilleri. Mechanizing CSP trace theory in higher order logic. IEEE Transactions on Software Engineering, 16(9):993-1004, September 1990