Evolutionary algorithm for state assignment of finite state machines

Proceedings - Euromicro Symposium on Digital System Design: Architectures, Methods and Tools, DSD 2002

Volumn , Issue , 2002, Pages 359-362

  Chyzy, M ^a   Kosinski, W ^a  

^a POLISH JAPANESE INSTITUTE OF INFORMATION TECHNOLOGY   (Poland)

Author keywords

Automata; Biological cells; Circuit synthesis; Design automation; Digital circuits; Digital systems; Encoding; Evolutionary computation; Information technology; Programmable logic arrays

Indexed keywords

ALGORITHMS; COMBINATORIAL OPTIMIZATION; COMPUTATION THEORY; COMPUTER AIDED DESIGN; DIGITAL CIRCUITS; ENCODING (SYMBOLS); INFORMATION TECHNOLOGY; LOGIC CIRCUITS; LOGIC SYNTHESIS; MULTIPROCESSING SYSTEMS; STATE ASSIGNMENT; SYSTEMS ANALYSIS;

AUTOMATA; BIOLOGICAL CELLS; CIRCUIT SYNTHESIS; DESIGN AUTOMATIONS; DIGITAL SYSTEM; PROGRAMMABLE LOGIC ARRAY;

EVOLUTIONARY ALGORITHMS;

EID: 84949659175     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2002.1115392     Document Type: Conference Paper

References (19)

1. [Alt]. www.altera.com
2. [Ama95] Amaral J.N. et al., Designing Genetic Algorithms for the State Assignment Problem, IEEE Trans. on Sys., Man and Cybernetics, 1995, 25, (4), pp. 687-694.
3. [Alm95] Almaini A. E. A. et al. State assignment of finite state machines using a genetic algorithm, IEE Proc.-Comput. Digit. Tech., 1995, 142, (4), pp. 279-286.
4. [Chat98] Chattopadhyay S., Chaudhuri P. Pal, Genetic Algorithm Based Approach for Integrated State Assignment and Flipflop Selection in Finite State Machine Synthesis, Proc. IEEE Int. Conf. on VLSI Design 1998, IEEE Comp. Soc., Los Alamitos, CA, USA, pp. 522-527.
5. [Chy01] Chyy M., Kosiski W., Genetic Algorithm for the State Assignment Problem, Communications of the 10th Int. Symp. IIS X, Zakopane, Poland, 17-21 June 2001, pp. 7-11.
6. [Den98] Deniziak S., Sapiecha K., A Comparison of State Encoding Algorithms for Different Reprogrammable Architectures, Proc. of the RUC Conference., Szczecin, Poland 1998 (in Polish).
7. [Dev88] Devadas S. et al., MUSTANG: State Assignment of Finite State Machines Targeting Multilevel Logic Implementations, IEEE Trans. on CAD, 1988, 7, (12), pp. 1290-1300.
8. [Dre98] Drechsler R., Evolutionary Algorithms for VLSI CAD, Kluwer Academic Publishers May 1998, 196 p.
9. [Joz90] L. Jozwiak: Efficient Suboptimal State Assignment for Large Sequential Machines, EDAC-the 1st European Design Automation Conference, Glasgow, Scotland, March 12-15, 1990, IEEE Comuter-Society Press, pp. 536-541.
10. [Joz92] L. Jozwiak: An Efficient Heuristic Method for State Assignment of Large Sequential Machines, Journal of Circuits, Systems and Computers, vol. 2, no.1, 1992.
11. [Joz98] L. Jozwiak, N. Ederveen, A. Postula: Solving Synthesis Problems with Genetic Algorithms, Proc. EUROMICRO-98 Conference, Vasteras, Sweden, August 25-27, 1998, ISBN 0-8186-8646-4, IEEE Comp. Society Press, Los Alamitos, CA, USA, 1998, pp. 1-7.
12. [Joz01] L. Jozwiak, A. Slusarczyk, Fast and Compact Sequential Circuits Through the Information-driven Circuit Synthesis, EUROMICRO Symposium on Digital System Design DSD2001, Warsaw, Poland, Sept. 5-7, 2001, IEEE Comp. Society Press, Los Alamitos, CA, USA, 2001.
13. [Joz01] L. Jozwiak, A. Slusarczyk: A New State Assignment Method Targeting FPGA Implementations, EUROMICRO Symposium on Digital System Design DSD2000, Maastricht, the Netherlands, Sept. 5-7, 2000, IEEE Comp. Society Press, Los Alamitos, CA, USA, 2000, pp.50-59.
14. [Lin89] Lin B., Newton R., Synthesis of Multiple Level Logic from Symbolic High-Level Description Languages, Proc. of the Int. Conf. on VLSI, Munchen, 1989, pp. 187-206.
15. [Mich96] Michalewicz Z., Genetic Algorithms + Data Structures = Evolution Programs, Springer, Berlin 1996.
16. [Sys91] Syswerda G. Schedule Optimization Using Genetic Algorithms in Davis L. Handbook of Genetic Algorithms, Van Nostrand Reinhold,
17. [Vil90] Villa T., Sangiovanni-Vincentelli A., NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementation, IEEE Trans. on Computer-Aided Design, 1990, 9, (9), pp. 905-924.
18. [Vil98] Villa T. et al., Synthesis of Finite State Machines: Logic Optimization, Kluwer, Boston 1998.
19. [Yan91] Yang S., Logic Synthesis and Optimization Benchmarks User Guide, Microelectronics Center of North Carolina, Research Triangle Park,.North Carolina 1991.