Design and evaluation of a high-performance dynamically extensible router

Proceedings - DARPA Active Networks Conference and Exposition, DANCE 2002

Volumn , Issue , 2002, Pages 42-64

  Kuhns, F ^a   Dehart, J ^a   Kantawala, A ^a   Keller, R ^a   Lockwood, J ^a   Pappu, P ^a   Richard, D ^b   Taylor, D ^b   Parwatikar, J ^a   Spitznagel, E ^a   Turner, J ^a   Wong, K ^a  

^a Department of Computer Science ^*  (United States)

^b WASHINGTON UNIVERSITY IN ST LOUIS   (United States)

Author keywords

Computer science; Internet; IP networks; Laboratories; Multiprocessor interconnection networks; Protocols; Quality management; Quality of service; Reliability engineering; Routing

Indexed keywords

ACTIVE NETWORKS; APPLICATION PROGRAMS; COMPUTER HARDWARE; COMPUTER SCIENCE; DESIGN; HARDWARE; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); INTERNET; LABORATORIES; NETWORK MANAGEMENT; NETWORK PROTOCOLS; QUALITY MANAGEMENT; QUALITY OF SERVICE;

DESIGN AND EVALUATIONS; EXPERIMENTAL PLATFORM; EXPERIMENTAL RESEARCH; IP NETWORKS; RELIABILITY ENGINEERING; ROUTING; SCALABLE ARCHITECTURES; SOFTWARE AND HARDWARES;

INTERNET PROTOCOLS;

EID: 84949658493     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DANCE.2002.1003483     Document Type: Conference Paper

References (38)

1. T. Chaney and A. Fingerhut and M. Flucke and J. S. Turner, "Design of a Gigabit ATM Switch," in IEEE INFOCOM '97, (Kobe, Japan), IEEE Computer Society Press, April 1997.
2. J. S. Turner and A. Staff, " A Gigabit Local ATM Testbed for Multimedia Applications ," Tech. Rep. ARL-94-11, Applied Research Laboratory, Washington University in St. Louis, 1994.
3. W. D. Richard, "The Gigabit Switch Link Interface Specification," Tech. Rep. ARL-94-17, Washington University Applied Research Laboratory,St. Louis, Missouri, January 1995.
4. A. T1.106-1988, Telecommunications-Digital Hierarchy Optical Interface Specifications: Single Mode, 1988.
5. H.-P. Corporation, "HDMP-1022 Transmitter/HDMP-1024 Receiver Data Sheet," 1997.
6. DARPA Active Network Working Group, Architectural Framework for Active Networks Version 1.1, Dec 2001.
7. DARPA Active Network Node OS Working Group, NodeOS Interface Specification, Jan 2001.
8. J. W. Lockwood, J. S. Turner, and D. E. Taylor, "Field programmable port extender (FPX) for distributed routing and queuing," in ACM International Symposium on Field Programmable Gate Arrays (FPGA'2000), (Monterey, CA, USA), pp. 137-144, Feb. 2000.
9. S. Choi, J. Dehart, R. Keller, J. W. Lockwood, J. Turner, and T. Wolf, "Design of a flexible open platform for high performance active networks," in Allerton Conference, (Champaign, IL), 1999.
10. D. S. Alexander, M. W. Hicks, P. Kakkar, A. D. Keromytis, M. Shaw, J. T. Moore, C. A. Gunter, J. Trevor, S. M. Nettles, and J. M. Smith in The 1998 ACM SIGPLAN Workshop on ML/International Conference on Functional Programming (ICFP), 1998.
11. Z. D. Dittia, "ATM Port Interconnect Chip." www.arl.wustl.edu/apic.html.
12. "NetBSD." http://www.netbsd.org.
13. Intel Corporation, Intel 430HX PCISET 82439HX System Controller (TXC) Data Sheet. Mt. Prospect, IL, 1997.
14. Intel Corporation, 822371FP (PIIX) and 82371SB (PIIX3) PCI ISA IDE Xcelerator Data Sheet. San Jose, CA, 1997.
15. Xilinx, Inc., Xilinx 1999 Data Book. San Jose, CA, 1999.
16. J. D. DeHart, W. D. Richard, E. W. Spitznagel, and D. E. Taylor, "The Smart Port Card: An Embedded Unix Processor Architecture for Network Management and Active Networking," Department of Computer Science, Technical Report WUCS-01-18, Washington University, St. Louis, 2001.
17. Z. D. Dittia, J. R. Cox, Jr., and G. M. Parulkar, "Design of the APIC: A High Performance ATM Host-Network Interface Chip," in IEEE INFOCOM '95, (Boston, USA), pp. 179-187, IEEE Computer Society Press, April 1995.
18. Z. D. Dittia, G. M. Parulkar, and J. R. Cox, Jr., "The APIC Approach to High Performance Network Interface Design: Protected DMA and Other Techniques," in Proceedings of INFOCOM '97, (Kobe, Japan), pp. 179-187, IEEE, April 1997.
19. J. W. Lockwood, N. Naufel, J. S. Turner, and D. E. Taylor, "Reprogrammable Network Packet Processing on the Field Programmable Port Extender (FPX)," in ACM International Symposium on Field Programmable Gate Arrays (FPGA'2001), (Monterey, CA, USA), pp. 87-93, Feb. 2001.
20. D. E. Taylor, J. W. Lockwood, and N. Naufel, "Generalized RAD Module Interface Specification of the Fieldprogrammable Port eXtender (FPX)," tech. rep., WUCS-01-15, Washington University, Department of Computer Science, July 2001.
21. J. W. Lockwood, "Evolvable internet hardware platforms," in The Third NASA/DoD Workshop on Evolvable Hardware (EH'2001), pp. 271-279, July 2001.
22. F. Kuhns, D. C. Schmidt, and D. L. Levine, "The Design and Performance of a Real-time I/O Subsystem," in Proceedings of the IEEE Real-Time Technology and Applications Symposium, (Vancouver, British Columbia, Canada), pp. 154-163, IEEE, June 1999.
23. B. Braden, D. Clark, and S. Shenker, "Integrated services in the internet architecture," Network Information Center RFC 1633, June 1994.
24. The Zebra Organization, "GNU Zebra." http://www.zebra.org.
25. W. Eatherton, "Hardware-Based Internet Protocol Prefix Lookups," Master's thesis, Department of Electrical Engineering, Washington University in St. Louis, 1998.
26. E. Leonardi, M. Mellia, F. Neri, and M. A. Marsan, "On the stability of input-queued switches with speed-up," IEEE Trans. on Networking, vol. 9, pp. 104-118, Feb 2001.
27. T. Anderson, S. Owicki, J. Saxe, and C. Thacker, "High speed switch scheduling for local area networks," ACM Trans. on Computer Systems, vol. 11, pp. 319-352, Nov 1993.
28. N. McKeown, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," IEEE Trans. Communication, vol. 47, pp. 1260-1267, 1999.
29. N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitz, " The Tiny Tera: A Packet Switch Core," in Hot Interconnects, 1996.
30. S. Floyd and V. Jacobson, "Random Early Detection Gateways for Congestion Avoidance," IEEE/ACM Transactions on Networking, vol. 1, pp. 397-413, Aug. 1993.
31. W. Feng, D. Kandlur, D. Saha, and K. Shin, "Blue: A New Class of Active Queue Management Algorithms," Tech. Rep. CSE-TR-387-99, University of Michigan, Apr. 1999.
32. Keller, R., S. Choi, M. Dasen, D. Decasper, G. Fankhauser, and B. Plattner, "An Active Router Architecture for Multicast Video Distribution," in Proceedings of IEEE INFOCOM 2000, (Tel Aviv, Israel), March 2000.
33. E. Hashem, "Analysis of random drop for gateway congestion control," Tech. Rep. LCS TR-465, Laboratory for Computer Science, MIT, 1989.
34. R. Morris, "Scalable TCP Congestion Control," in IEEE INFOCOM 2000, March 2000.
35. A. Kantawala and J. Turner, "Efficient Queue Management for TCP Flows," Tech. Rep. WUCS-01-22, Washington University, Department of Computer Science, September 2001.
36. M. Shreedhar and G. Varghese, "Efficient Fair Queueing using Deficit Round Robin," in ACM SIGCOMM '95, Aug. 1995.
37. P. McKenney, "Stochastic Fairness Queueing," Internetworking: Research and Experience, vol. 2, pp. 113-131, Jan. 1991.
38. D. E. Taylor, J.W. Lockwood, T. Sproull, J. Turner, and D. B. Prlour, "Scalable IP Lookup for Programmable Routers," Tech. Rep. WUCS-01-33, Washington University, Department of Computer Science, October 2001.