Transient errors and rollback recovery in LZ compression

Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC

Volumn 2000-January, Issue , 2000, Pages 128-135

  Huang, Wei Je ^a   McCluskey, E J ^a  

^a Stanford University   (United States)

Author keywords

Data analysis; Data compression; Decoding; Degradation; Delay; Dictionaries; Hardware; Redundancy; Statistical analysis; Transient analysis

Indexed keywords

COMPUTER HARDWARE; DATA REDUCTION; DECODING; DEGRADATION; ERRORS; GLOSSARIES; HARDWARE; RECOVERY; REDUNDANCY; STATISTICAL METHODS; TRANSIENT ANALYSIS;

DATA RECONSTRUCTION; DELAY; HARDWARE REDUNDANCY; LOSSLESS DATA COMPRESSION; NORMAL OPERATIONS; ROLL-BACK RECOVERIES; ROLLBACK ERROR RECOVERY; TRANSIENT ERRORS;

DATA COMPRESSION;

EID: 84949528043     PISSN: 15410110     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PRDC.2000.897295     Document Type: Conference Paper

References (16)

1. Huffman, D. A., "A Method for the Construction of Minimum Redundancy Codes," Proc. IRE, Vol. 40, pp. 1098-1102, 1952.
2. Rissanen, J. J., "Generalized Kraft Inequality and Arithmetic Coding," IBM J. Res. Develop., Vol. 20, No. 3, pp. 198-203, 1976.
3. Ziv, J., and A. Lempel, "A Universal Algorithm for Sequential data Compression," IEEE Trans. Information Theory, Vol. IT-23, No. 3, pp. 337-343, 1977.
4. Ziv, J., and A. Lempel, "Compression of Individual Sequence via Variable-Rate Coding," IEEE Trans. Information Theory, Vol. IT-24, No. 5, pp. 530-536, 1978.
5. Jones, S., "100-Mbps Adaptive Data Compressor Design Using Selectively Shiftable CAM," IEE Proc. G, Vol. 139, No. 8, pp. 498-502, 1992.
6. Lee, C. Y., and R. Y. Yang, "High-Throughput Data Compressor Design Using Content Addressable Memory," IEE Proc. G, Vol. 142, No. 1, pp. 69-73, 1995.
7. J. Storer, J. H. Reif, and T. Markas, "A Massively Parallel VLSI Design for Data Compression Using a Compacy Dynamic Dictionary," Proc. IEEE Workshop VLSI Signal Processing, pp. 329-338, 1990.
8. Ranganathan, R., and S. Henriques, "High-Speed VLSI Design for Lempel-Ziv-based Data Compression," IEEE Trans. Circuits and Systems, Vol. 40, pp. 96-106, Feb., 1993.
9. Jung, B., and W. P. Burleson, "Efficient VLSI for Lempel-Ziv Compression in Wireless Data Communication Networks," IEEE Trans. on VLSI Systems, Vol. 6, No. 3, pp.475-483, 1998.
10. Cheng, J.-M., L. M. Duyanovich, and D. J. Craft, "A Fast, Highly Reliable Data Compression Chip and Algorithm for Storage Systems," IBM J. Research and Development, Vol. 40, No. 6, pp. 603-613, 1996.
11. Huang, W.-J., N. Saxena, and E. J. McCluskey, "A Reliable LZ Data Compressor on Reconfigurable Coprocessors," to appear in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2000.
12. Patterson, D. A. and J. L. Hennessy, Computer Architecture - A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 1990.
13. Calgary Text Compression Corpus, available from Univ. of Calgary, Canada. ftp://ftp.cpsc.ucalgary.ca.
14. Pradhan, D. K., Fault-Tolerant Computer System Design, Prentice Hall, 1996.
15. Annapolis Micro Systems Inc., http://www.annapmicro.com, 2000.
16. Xilinx Inc., http://www.xilinx.com, 2000.