Evolvable hardware for the generation of sequential filter circuits

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2002-January, Issue , 2002, Pages 17-25

  Thomson, R ^a   Arslan, T ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

Algorithm design and analysis; Biological cells; Delay; Digital circuits; Electronic circuits; Evolutionary computation; Finite impulse response filter; Frequency domain analysis; Hardware; Sequential circuits

Indexed keywords

ALGORITHMS; BIOINFORMATICS; COMPUTER HARDWARE; DELAY CIRCUITS; DIGITAL CIRCUITS; EQUIVALENT CIRCUITS; EVOLUTIONARY ALGORITHMS; FIR FILTERS; FREQUENCY DOMAIN ANALYSIS; HARDWARE; IMPULSE RESPONSE; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; NASA; NETWORKS (CIRCUITS); SCHEDULING; SEQUENTIAL CIRCUITS;

ALGORITHM DESIGN AND ANALYSIS; BIOLOGICAL CELLS; DELAY; DIGITAL CIRCUIT DESIGN; EVOLUTIONARY ALGORITHMS (EAS); FINITE-IMPULSE RESPONSE; SCHEDULING AND BINDINGS; SCHEDULING PROBLEM;

ELECTRIC NETWORK ANALYSIS;

EID: 84949209910     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2002.1029861     Document Type: Conference Paper

References (13)

1. I. Ahmad, M. K. Dhodhi, and C. Y. R. Chen. Integrated scheduling, allocation and module selection for design-space exploration in high-level synthesis. In IEE Proceedings - Computers and Digital Techniques, pages 65-71, Jan. 1995.
2. A. E. A. Almaini, J. F. Miller, P. Thomson, and S. Billina. State assignment of finite state machines using a genetic algorithm. In IEE Proceedings - Computers and Digital Techniques, pages 279-286, July 1995.
3. T. Bäck, D. B. Fogel, and T. Michalewicz. Evolutionary Computation 1. Institute of Physics Publishing, 2000.
4. M. S. Bright and T. Arslan. Synthesis of low-power DSP systems using a genetic algorithm. IEEE Transactions on Evolutionary Computation, 5(1):27-40, Feb. 2001.
5. D. R. Bull and D. H. Horrocks. Primitive operator digital filters. IEE Proceedings - Circuits, Devices and Systems, 138(3):401-412, June 1991.
6. D. R. Bull and D. H. Horrocks. Realisation techniques for primitive operator infinite impulse response digital filters. In IEEE International Symposium on Circuits and Systems, pages 607-610, May 1993.
7. A. G. Dempster and M. D. Macleod. Use of minimum-adder multiplier blocks in FIR digital filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(9):569-577, Sept. 1995.
8. L. J. Fogel, A. J. Owens, and M. J. Walsh. Artificial Intelligence through simulated Evolution. John Wiley & Sons, 1966.
9. D. E. Goldberg. Genetic Algorithms in search, optimization, and machine learning. Addison-Wesley, 1989.
10. T. Higuchi, M. Iwata, D. Keymeulen, H. Sakanashi, M. Murakawa, I. Kajitani, E. Takahashi, K. Toda, N. Salami, N. Kajihara, and N. Otsu. Real-world applications of analog and digital evolvable hardware. IEEE Transactions on Evolutionary Computation, 3(3):220-235, Sept. 1999.
11. R. San Martin and J. P. Knight. Optimizing power in ASIC behavioral synthesis. IEEE Design and Test of Computers, 13(2):58-70, 1996.
12. R. Thomson and T. Arslan. An evolutionary algorithm for the multi-objective optimisation of vlsi primitive operator filters. In Proceedings of the Congress on Evolutionary Computation, to appear May 2002.
13. E. Torbey and J. Knight. High-level synthesis of digital circuits using genetic algorithms. In Evolutionary Computation Proceedings, 1998, IEEE World Congress on Computational Intelligence, pages 224-229, May 1998.