-
1
-
-
0033725308
-
NBTI Enhancement by Nitrogen Incorporation into Ultrathin Gate Oxide for 0.10-μm gate CMOS generation
-
N. Kimizuka, K. Yamaguchi, K. Imai, T. Iizuka, C.T. Liu, R.C. Keller, and T. Horiuchi, "NBTI Enhancement by Nitrogen Incorporation into Ultrathin Gate Oxide for 0.10-μm gate CMOS generation," Symposium on VLSI Technology Digest, pp. 92-93, 2000
-
(2000)
Symposium on VLSI Technology Digest
, pp. 92-93
-
-
Kimizuka, N.1
Yamaguchi, K.2
Imai, K.3
Iizuka, T.4
Liu, C.T.5
Keller, R.C.6
Horiuchi, T.7
-
2
-
-
0035718246
-
Impact of Charging Damage on Negative Bias Temperature Instability
-
A. T. Krishnan, V. K. Reddy, and S. Krishnan, "Impact of Charging Damage on Negative Bias Temperature Instability," IEDM Technical Digest, pp. 865-868, 2001
-
(2001)
IEDM Technical Digest
, pp. 865-868
-
-
Krishnan, A.T.1
Reddy, V.K.2
Krishnan, S.3
-
4
-
-
34547177835
-
Evaluation of MOSFET Reliability in Analog Applications
-
R. Thewes, R. Brederlow, C. Schlunder, P. Wieczorek, B. Ankele, A. Hesener, J. Holz, S. Kessel, and W. Weber, "Evaluation of MOSFET Reliability in Analog Applications," European Solid-State Device Research Conference, 2001
-
(2001)
European Solid-State Device Research Conference
-
-
Thewes, R.1
Brederlow, R.2
Schlunder, C.3
Wieczorek, P.4
Ankele, B.5
Hesener, A.6
Holz, J.7
Kessel, S.8
Weber, W.9
-
5
-
-
0034430829
-
Threshold Voltage Drift in PMOSFETS due to NBTI and HCI
-
P. Chaparala, J. Shibley, and P. Lim, "Threshold Voltage Drift in PMOSFETS due to NBTI and HCI," Integrated Reliability Workshop Digest, pp. 95-97, 2000
-
(2000)
Integrated Reliability Workshop Digest
, pp. 95-97
-
-
Chaparala, P.1
Shibley, J.2
Lim, P.3
-
6
-
-
84949769284
-
The Effects of Plasma-Induced Damage on Transistor Degradation and the Relationship to Field Programmable Gate Array Performance
-
F. Pagaduan, J. K. Lee, V. Vedagarbha, K. Lui, M. Hart, D. Gitlin, T. Takaso, S. Kamiyama, and K. Nakayama, "The Effects of Plasma-Induced Damage on Transistor Degradation and the Relationship to Field Programmable Gate Array Performance," Proceedings of the International Reliability Physics Symposium, pp. 315-318, 2001
-
(2001)
Proceedings of the International Reliability Physics Symposium
, pp. 315-318
-
-
Pagaduan, F.1
Lee, J.K.2
Vedagarbha, V.3
Lui, K.4
Hart, M.5
Gitlin, D.6
Takaso, T.7
Kamiyama, S.8
Nakayama, K.9
-
7
-
-
19244372853
-
Analog Integration in a 0.35μm Cu Metal Pitch, 0.1um Gate Length, Low-Power Digital CMOS Technology
-
A. Chatterjee, D. Mosher, S. Sridhar, Y. Kim, M. Nandakumar, S. W. Aur, Z. Chen, P. Madhani, S. Tang, R. Aggarwal, S. Ashburn, and H. Shichijo, "Analog Integration in a 0.35μm Cu Metal Pitch, 0.1um Gate Length, Low-Power Digital CMOS Technology," IEDM Technical Digest, pp.211-214, 2001
-
(2001)
IEDM Technical Digest
, pp. 211-214
-
-
Chatterjee, A.1
Mosher, D.2
Sridhar, S.3
Kim, Y.4
Nandakumar, M.5
Aur, S.W.6
Chen, Z.7
Madhani, P.8
Tang, S.9
Aggarwal, R.10
Ashburn, S.11
Shichijo, H.12
-
8
-
-
0027889263
-
Projecting CMOS Circuit Hot-Carrier Reliability from DC Device Lifetime
-
K. N. Quader, P. K. Ko, and C. Hu, "Projecting CMOS Circuit Hot-Carrier Reliability from DC Device Lifetime," IEDM Technical Digest, pp.511-514, 1993
-
(1993)
IEDM Technical Digest
, pp. 511-514
-
-
Quader, K.N.1
Ko, P.K.2
Hu, C.3
-
9
-
-
45249107721
-
Charge Pumping in MOS Devices
-
J. S. Brugler and P. Jespers, "Charge Pumping in MOS Devices," IEEE Transactions on Electron Devices, ED-16, No. 3, pp.297-302, 1969
-
(1969)
IEEE Transactions on Electron Devices
, vol.ED-16
, Issue.3
, pp. 297-302
-
-
Brugler, J.S.1
Jespers, P.2
-
10
-
-
0030646478
-
NBTI - Channel Hot Carrier Effects in PMOSFETs in Advanced CMOS Technologies
-
G. La Rosa, F. Guarin, S. Rauch, A. Acovic, J. Lukaitis, and E. Crabbe, "NBTI - Channel Hot Carrier Effects in PMOSFETs in Advanced CMOS Technologies," Proceedings of the International Reliability Physics Symposium, pp. 282-286, 1997
-
(1997)
Proceedings of the International Reliability Physics Symposium
, pp. 282-286
-
-
La Rosa, G.1
Guarin, F.2
Rauch, S.3
Acovic, A.4
Lukaitis, J.5
Crabbe, E.6
-
11
-
-
0041358059
-
Trapping Mechanisms in Negative Bias Temperature Stressed p-MOSFETs
-
C. Schlunder, R. Brederlow, P. Wieczorek, C. Dahl, J. Holz, M. Rohner, S. Kessel, V. Herold, K. Goser, W. Weber, and R. Thewes, "Trapping Mechanisms in Negative Bias Temperature Stressed p-MOSFETs," Microelectronics Reliability, pp. 821-826, 1999
-
(1999)
Microelectronics Reliability
, pp. 821-826
-
-
Schlunder, C.1
Brederlow, R.2
Wieczorek, P.3
Dahl, C.4
Holz, J.5
Rohner, M.6
Kessel, S.7
Herold, V.8
Goser, K.9
Weber, W.10
Thewes, R.11
-
13
-
-
33646924323
-
Impact of Small Process Geometries on Microarchitectures in Systems on a Chip
-
D. Sylvester and K. Keutzer, "Impact of Small Process Geometries on Microarchitectures in Systems on a Chip," Proceedings of the IEEE, Vol. 89, No. 4, pp. 467-489, 2001
-
(2001)
Proceedings of the IEEE
, vol.89
, Issue.4
, pp. 467-489
-
-
Sylvester, D.1
Keutzer, K.2
-
14
-
-
0035308547
-
The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability
-
A. Bhavnagarwala, X. Tang, and J.D. Meindl, "The Impact of Intrinsic Device Fluctuations on CMOS SRAM Cell Stability," IEEE Journal of Solid State Circuits, Vol. 36, no. 4, pp. 658-665, 2001
-
(2001)
IEEE Journal of Solid State Circuits
, vol.36
, Issue.4
, pp. 658-665
-
-
Bhavnagarwala, A.1
Tang, X.2
Meindl, J.D.3
|