Low cost high performance reconfigurable computing

High-Performance Computing Using FPGAs

Volumn 9781461417910, Issue , 2013, Pages 453-479

  Castillo, Javier ^a   Bosque, Jose Luis ^b   Pedraza, Cesar ^c   Castillo, Emilio ^b   Huerta, Pablo ^a   Martinez, Jose Ignacio ^a  

^a UNIVERSIDAD REY JUAN CARLOS   (Spain)

^b UNIVERSITY OF CANTABRIA   (Spain)

^c UNIVERSIDAD SANTO TOMÁS   (Colombia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SOFTWARE PORTABILITY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; INTEGRATED CIRCUIT DESIGN; MONTE CARLO METHODS; RECONFIGURABLE ARCHITECTURES;

FPGA BOARDS; HIGH PERFORMANCE RECONFIGURABLE COMPUTING; HIGH SPEED NETWORK INTERFACE; LOW-COSTS; PERFORMANCE; POWERPC PROCESSORS; RECONFIGURABLE COMPUTING SYSTEMS; SCIENTIFIC APPLICATIONS; SOFTWARE RUN; SYSTEMC;

SUPERCOMPUTERS;

EID: 84949175573     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4614-1791-0_15     Document Type: Chapter

References (32)

1. K.H. Tsoi, W. Luk, Axel: a heterogeneous cluster with fpgas and gpus, in FPGA '10: Proceedings of the 18th Annual ACM/SIGDA International Symposium on Field Programmable Gate Arrays (ACM, New York, 2010), pp. 115-124
2. T.A. El-Ghazawi, E. El-Araby, M. Huang, K. Gaj, V.V. Kindratenko, D.A. Buell, The promise of high-performance reconfigurable computing. IEEE Comput. 41(2), 69-76 (2008)
3. C. Inc., The supercomputing company cray xd1 supercomputer. IEEE Computer, http://www. hpc.unm.edu/-tlthomas/buildout/Cray XD1 Datasheet.pdf. Accessed 27 Mar 2013
4. K. Morris, Cots supercomputing (2007), http://www.fpgajournal.com/articles 2007/20070710 cots.htm/
5. TOP500, Top500 list June (2010), http://www.top500.org/list/2010/06/. Accessed 27Mar 2013
6. S. Matsuoka, The tsubame cluster experience a year later, and onto petascale tsubame 2.0, in Proceedings of the 14th European PVM/MPI User's Group Meeting on Recent Advances in Parallel Virtual Machine and Message Passing Interface (Springer, Berlin, 2007), pp. 8-9
7. D.A. Buell, T.A. El-Ghazawi, K. Gaj, V.V. Kindratenko, Guest editors' introduction; Highperformance reconfigurable computing. IEEE Comput. 40(3), 23-27 (2007)
8. M.B. Gokhale, P.S. Graham, Reconfigurable Computing Reconfigurable Computing, Accelerating Computation with Field-Programmable Gate Arrays (Springer, Dordrecht, 2005)
9. Renwick Ron: SGI's Approach to Multi-paradigm Computing (2007), http://www.arsc.edu/ files/arsc/news/archive/fpga/Tue-1330-Renwick.pdf. Accessed 27 Mar 2013
10. SGI: Sgi RASC RC100 blade (2006), http://www.sgi.com/pdfs/3939.pdf. Accessed 27 Mar 2013
11. S. Comp., Src-7: reconfigurable general purpose computing system, Tech. Rep., SRC Computers Inc (2007), http://www.srccomp.com/techpubs/docs/SRC MAP 69226-JA.pdf. Accessed 27 Mar 2013
12. J.M. Arnold, D.A. Buell, E.G. Davis, Splash 2, in SPAA '92: Proceedings of the Fourth Annual ACM Symposium on Parallel Algorithms and Architectures (ACM, New York, 1992), pp. 316-322
13. L. Moll, M. Shand, A. Heirich, Sepia, Scalable 3d compositing using pci pamette, in FCCM '99: Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (IEEE Computer Society, Washington, DC, 1999), p. 146
14. R. Sass, W.V. Kritikos, A.G. Schmidt, S. Beeravolu, P. Beeraka, Reconfigurable computing cluster (rcc) project: investigating the feasibility of fpga-based petascale computing, in FCCM '07: Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (IEEE Computer Society, Washington, DC, 2007), pp. 127-140
15. M. Yoshimi, Y. Nishikawa, M. Miki, T. Hiroyasu, H. Amano, O. Mencer, A performance evaluation of cube: one-dimensional 512 fpga cluster, in ARC. Lecture Notes in Computer Science, vol. 5992 (Springer, Berlin, 2010), pp. 372-381
16. C.L. Cathey, J.D. Bakos, D.A. Buell, A reconfigurable distributed computing fabric exploiting multilevel parallelism, in Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06) (IEEE Computer Society, Washington, DC, 2006), pp. 121-130
17. J. Wawrzynek, M. Oskin, C. Kozyrakis, D. Chiou, D.A. Patterson, S.-L. Lu, J.C. Hoe, K. Asanovic, Tech. Rep. UCB/EECS-2006-158, EECS Department, University of California, Berkeley (November 2006), http://www.eecs.berkeley.edu/Pubs/TechRpts/2006/EECS-2006- 158.html
18. M. Showerman, J. Enos, A. Pant, V. Kindratenko, C. Steffen, R. Pennington, W. Hwu, Qp: a heterogeneous multi-accelerator cluster, in Proceedings of the 10th LCI International Conference on High-performance Clustered Computing (Linux Cluster Institute, 2009)
19. J. Castillo, P. Huerta: sc2v, Systemc to Verilog translator (2004), http://opencores.org/project, sc2v(2004). Accessed 27 Mar 2013
20. I. Foster, Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering (Addison-Wesley Longman Publishing Co. Inc., Boston, 1995)
21. J.S. Kim, S.J. Byun, A parallel Monte Carlo simulation on cluster systems for financial derivatives pricing, in Congress on Evolutionary Computation (IEEE, Edinburgh, 2005), pp. 1040-1044
22. G. Morris, M. Aubury, Design space exploration of the European option benchmark using hyperstreams, in International Conference on Field Programmable Logic and Applications, FPL 2007, Amsterdam, 2007, pp. 5-10
23. D.B. Thomas, J.A. Bower, W. Luk, Hardware architectures for Monte-Carlo based financial simulations, in IEEE International Conference on Field Programmable Technology, FPT 2006, Bangkok, 2006, pp. 377-380
24. G. Zhang, P. Leong, C. Ho, K. Tsoi, C. Cheung, D.-U. Lee, R. Cheung,W. Luk, Reconfigurable acceleration for Monte Carlo based financial simulation, in Proceedings of IEEE International Conference on Field-Programmable Technology, Singapore, 2005, pp. 215-222
25. V. Agarwal, L.-K. Liu, D.A. Bader, Financial modeling on the cell broadband engine, in 2008 IEEE International Symposium on PDPS, Miami, FL, 2008, pp. 1-12
26. F. Black, M.S. Scholes, The pricing of options and corporate liabilities. J. Polit. Econ. 81(3), 637-654 (1973)
27. J. Koza, F. Bennett, D. Andre, M. Keane, Genetic programming iii: Darwinian invention and problem solving. Evol. Comput. 7, 451-453 (1999)
28. F. Rothlauf, Representations for Genetic and Evolutionay Algorithms (Springer, Heidelberg, 2006)
29. T. Higuchi, T. Niwa, T. Tanaka, H. Iba, H. deGaris, Evolving hardware with genetic learning: a first step towards building a Darwin machine, in Proceedings of the Second International Conference on from Animals to Animats, (MIT Press, Cambridge, MA, USA, 1993), pp. 417-424
30. J. Miller, P. Thomson, Aspects of digital evolution: Evolvability and architecture, in Proceedings of International Conference Parallel Problem Solving from Nature-PPSN V, 927-936 (Springer, 1998)
31. Q. Yu, C. Chen, C. Pan, Parallel genetic algorithms on programmable graphics hardware. Lect. Notes Comput. Sci. 3612, 1051-1059 (2006)
32. R. Krohling, Y. Zhou, A. Tyrrell, Evolving fpga-based robot controllers using an evolutionary algorithm, in Proceedings of I International Conference on Artificial Immune Systems, Canterbury, 2002, pp. 41-46