Software bubbles: Using predication to compensate for aliasing in software pipelines

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2002-January, Issue , 2002, Pages 211-221

  Goldberg, B ^a   Crutcher, E ^a   Huneycutt, C ^b   Palem, K ^b  

^a POLYTECHNIC UNIVERSITY   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Computer architecture; Computer science; Dynamic compiler; Educational institutions; Kernel; Optimizing compilers; Pipeline processing; Processor scheduling; Registers; Runtime

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SCIENCE; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MEMORY ARCHITECTURE; PARALLEL ARCHITECTURES; PIPELINE PROCESSING SYSTEMS; PIPELINES; PROGRAM COMPILERS;

DYNAMIC COMPILER; EDUCATIONAL INSTITUTIONS; KERNEL; OPTIMIZING COMPILERS; PIPELINE PROCESSING; PROCESSOR SCHEDULING; REGISTERS; RUNTIMES;

MULTITASKING;

EID: 84948772242     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2002.1106019     Document Type: Conference Paper

References (11)

1. V. Allan, R. Jones, R. Lee, and S. Allan. Software pipelining. ACM Computing Surveys, 27(3), 1995.
2. D. Bernstein, D. Cohen, and D. Maydan. Dynamic memory disambiguation for array references. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 105-112., San Jose, CA, November 1994.
3. J. Dongarra D. Callahan and D. Levine. Vectorizing compilers: a test suite and results. In Supercomputing '88, pages 98-105, 1988.
4. J. Davidson and S. Jinturkar. Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation. In Proceedings of the 28th annual international symposium on Microarchitecture, pages 125-132, 1995.
5. S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, 1997.
6. A. Nicolau. Run-time disambiguation: Coping with statically unpredictable dependencies. IEEE Transactions on Computers, 38(5):663-678, 1989.
7. B. R. Rau, M. Schlansker, and P. Tirumalai. Code generation schema for modulo scheduled loops. In Proceedings of the 25th Annual International Symposium on Microarchitecture, pages 158-169, Portland, OR, December 1992.
8. B. Su, S. Habib, W. Zhao, J. Wang, and Y. Wu. A study of pointer aliasing for software pipelining using run-time disambiguation. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 112-117, November 1994.
9. The Trimaran Compiler Research Infrastrcture, http://www.trimaran.org.
10. N. Warter, D. Lavery, , and W-M. Hwu. The benefit of predicated execution for software pipelining. In Proceedings of the 26th Annual Hawaii International Conference on System Sciences, pages 497-506, Wailea, Hawaii, January 1993.
11. M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, 1995.