On the propagation of faults and their detection in a hardware implementation of the Advanced Encryption Standard

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn 2002-January, Issue , 2002, Pages 303-312

  Bertoni, G ^a   Breveglieri, L ^a   Koren, I ^b   Maistri, P ^a   Piuri, V ^c  

^a POLITECNICO DI MILANO   (Italy)

^b University of Massachusetts   (United States)

^c UNIVERSITY OF MILAN   (Italy)

Author keywords

Fault detection; Hardware

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DATA PRIVACY; FAULT DETECTION; HARDWARE;

ADVANCED ENCRYPTION STANDARD; ENCRYPTION AND DECRYPTION; FAULT MASKING; FAULT MODEL; HARDWARE IMPLEMENTATIONS; HIGH RELIABILITY; TRANSIENT FAULTS;

CRYPTOGRAPHY;

EID: 84948745350     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2002.1030729     Document Type: Conference Paper

References (10)

1. G. Bertoni, L. Breveglieri, I. Koren, V. Piuri, "Fault Detection In The Advanced Encryption Standard," to be presented in MPCS 2002, Ischia, Italy, 2002.
2. J. Daemen, V. Rijmen, "The Block Cipher Rijndael," Smart-Card Research and Applications, LNCS 1820, J.-J. Quisquater and B. Schneier, Eds., Springer-Verlag, 2000, pp. 288-296.
3. B. Gladman, "A Specification for Rijndael, the AES Algorithm," http://fp.gladman.plus.com/, 2001.
4. D. Whiting, B. Schneier, S. Bellovin, "AES Key Agility Issues in High-Speed IPsec Implementations," Counterpane Internet Security, http://www.counterpane.com/aes-agility.html, 2000.
5. M. Akkar, C. Giraud, "An Implementation of DES and AES, secure against some attacks," Proceeding of CHES 2001, pp. 315-325.
6. M. McLoone, J. V. McCanny, "High Performance single-Chip FPGA Rijndael Algorithm implementations," Proceeding of CHES 2001, pp. 68-80.
7. V. Fischer, M. Drutarovsky, "Two Methods of Rijndael Implementation in reconfigurable Hardware," Proceeding of CHES 2001, pp. 81-96.
8. H. Kuo and I. Verbauwhede, "Architectural Optimization for a 1,82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm," Proceeding of CHES 2001, pp. 53-67.
9. Rudra, P. K. Dubey, C. S. Jutla, V. Kumar, J. R. Rao, and P. Rohatgi, "Efficient Rijndael Encryption Implementation with composite Field Arithmetic," Proceeding of CHES 2001, pp. 175-188.
10. R. Karri, W. Kaijie, P. Mishra, K. Yongkook, "Fault-based side-channel cryptanalysis tolerant Rijndael symmetric block cipher architecture," Proceeding of Defect and Fault Tolerance in VLSI Systems, 2001 pp. 418-426.