Survey of branch prediction schemes for pipelined processors

Proceedings of the Annual Southeastern Symposium on System Theory

Volumn 2002-January, Issue , 2002, Pages 324-328

  Thangarajan, Karthik ^a   Mahmoud, Wagdy ^a   Ososanya, Esther ^b   Balaji, Pic ^a  

^a Tennessee Technological University   (United States)

^b UNIVERSITY OF THE DISTRICT OF COLUMBIA   (United States)

Author keywords

Branch prediction; Speculative execution; Superscalar

Indexed keywords

FORECASTING; SURVEYS; SYSTEM THEORY;

BRANCH INSTRUCTIONS; BRANCH PREDICTION; CONDITIONAL BRANCH; PERFORMANCE POTENTIALS; PIPELINED PROCESSOR; SPECULATIVE EXECUTION; SUPERSCALAR; SUPERSCALAR PROCESSOR;

PIPELINE PROCESSING SYSTEMS;

EID: 84948654402     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSST.2002.1027060     Document Type: Conference Paper

References (12)

1. J.E. Smith, "A study of Branch Prediction Strategies", Proceedings of the 8th International Symposium on Computer Architecture, pp. 135-148, May 1981.
2. T.-Y. Yeh and Y.N. Patt, "Two-Level Adaptive Branch Prediction", Proceedings of the 24th ACM/IEEE Intl. Symposium on Microarchitecture, Nov. 1991
3. Mason Guy, High Performance Dynamic Branch Prediction Architecture and VHDL Model, MS Thesis, TTU: 1996, p. 19.
4. Calder, Brad, Dirk Grunwald and J. Emer, "A System Level Perspective on Branch Prediction Architecture Performance", Proceedings of the 28"' Intl. Symposium on Microarchitecture, pp. 199-206, 1995.
5. S.-T. Pan, K. So, and J.T. Rahmeh, "Improving the accuracy of dynamic branch prediction using branch correlation", Fifth Intl. Conf. on Arch. Support for Prog. Lang. And OS (ASPLOS-VJ, Boston, MA, Oct. 1992, pp. 76-84.
6. McFarling, Scott, "Combining Branch Predictors", Digital Equipment Company - Western Research Laboratory, Palo Alto, California, TN-36, June 1993.
7. Yeh, Tse-Yu, and Yale N. Patt, "A comprehensive instruction fetch mechanism for a processor supporting speculative execution", In 25th Intl. Symposium on Microarchitecture, Portland, OR, ACM, December 1992, pp.129-139.
8. T.-Y. Yeh and Y.N. Patt, "Alternative Implementation of Two-Level Adaptive Branch Prediction", in Proceedings of the 19th Annual International Symposium on Computer Architecture, 1992, pp. 124-134.
9. S. McFarling, "Combining Branch Predictors", WRL Technical Note TN-36, Digital Equipment Corporation, June 1993.
10. P.-Y. Chang E. Hao, T.-Y. Yeh and Y. N. Patt, "Branch Classification: a new Mechanism for Improving Branch Predictor Performance", Proceedings of the 27th ACM/IEEE International Symposium on Microarchitecture, 1994, pp. 22-31.
11. P.Chang and U. Baneerjee, "Profile-guided Multiheuristic Branch Prediction", Proceedings of the International Conference on Parallel Processing, 1995.
12. Marius Evers, P.-Y. Chang, and Y.N. Patt, "Using Hybrid Branch Predictors to improve Branch Prediction Accuracy in the presence of context Switches", Proceedings of the 23rd Intl. Symposium on Computer Architecture, May 1996, pp. 3-11.