메뉴 건너뛰기




Volumn 2002-January, Issue , 2002, Pages 129-132

Impact analysis of process variability on clock skew

Author keywords

Analytical models; Circuit analysis computing; Circuit simulation; Clocks; Computational modeling; Computer networks; Performance analysis; Process design; Statistical analysis; Tree data structures

Indexed keywords

ANALYTICAL MODELS; CIRCUIT SIMULATION; CLOCKS; COMPUTER NETWORKS; DESIGN; ELECTRIC CLOCKS; EXTRACTION; FORESTRY; PROCESS DESIGN; STATISTICAL METHODS; TOPOLOGY; TREES (MATHEMATICS);

EID: 84948459207     PISSN: 19483287     EISSN: 19483295     Source Type: Journal    
DOI: 10.1109/ISQED.2002.996712     Document Type: Article
Times cited : (16)

References (10)
  • 1
    • 0022795057 scopus 로고
    • Clocking Schemes for High-Speed Digital Systems
    • Oct
    • S. H. Unger and C.-J. Tan, "Clocking Schemes for High-Speed Digital Systems", IEEE Trans. on Computers, C-35:10, Oct. 1986, pp. 880-895.
    • (1986) IEEE Trans. On Computers , vol.C-35 , Issue.10 , pp. 880-895
    • Unger, S.H.1    Tan, C.-J.2
  • 6
    • 0034783653 scopus 로고    scopus 로고
    • Impact Analysis of Process Variability on Digital Circuits with Performance Limited Yield
    • June Kyoto
    • E. Malavasi, S. Zanella, J. Uschersohn, M. Misheloff, M. Cao and C. Guardiani, "Impact Analysis of Process Variability on Digital Circuits with Performance Limited Yield", Proc. IWSM-2001, June 2001, Kyoto, pp. 60-63.
    • (2001) Proc. IWSM-2001 , pp. 60-63
    • Malavasi, E.1    Zanella, S.2    Uschersohn, J.3    Misheloff, M.4    Cao, M.5    Guardiani, C.6
  • 7
    • 0032641923 scopus 로고    scopus 로고
    • Model Order-Reduction of RC(L) Interconnect including Variational Analysis
    • June
    • Y. Liu, A. J. Strojwas, "Model Order-Reduction of RC(L) Interconnect including Variational Analysis", Proc. 36th DAC, pp. 201-206, June 1999.
    • (1999) Proc. 36th DAC , pp. 201-206
    • Liu, Y.1    Strojwas, A.J.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.