![]() |
Volumn 3203, Issue , 2004, Pages 927-932
|
The chess monster hydra
a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTATION THEORY;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
HARDWARE-SOFTWARE CODESIGN;
INTEGRATED CIRCUIT DESIGN;
MESSAGE PASSING;
COARSE-GRAINED PARALLELS;
COMPUTATIONAL SPEED;
DESIGN PHILOSOPHY;
FINE GRAIN PARALLELISM;
FINE-GRAINED PARALLEL APPLICATION;
GENERAL ARCHITECTURES;
MESSAGE PASSING LIBRARIES;
SEARCH ALGORITHMS;
APPLICATION PROGRAMS;
|
EID: 84947934822
PISSN: 03029743
EISSN: 16113349
Source Type: Book Series
DOI: 10.1007/978-3-540-30117-2_101 Document Type: Conference Paper |
Times cited : (17)
|
References (7)
|