Constrained TSP and low-power computing

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1272, Issue , 1997, Pages 104-115

  Charikar, Moses ^a   Motwani, Rajeev ^a   Raghavan, Prabhakar ^b   Silverstein, Craig ^a  

^a Stanford University   (United States)

^b IBM ALMADEN RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STRUCTURES; SET THEORY; TOPOLOGY; TRAVELING SALESMAN PROBLEM;

APPROXIMABILITY; APPROXIMATION RATIOS; EMPIRICAL STUDIES; K-SERVER PROBLEM; LOW-POWER COMPUTING; OPTIMIZATION PROBLEMS; PRECEDENCE CONSTRAINTS; SHORTEST COMMON SUPERSEQUENCE;

APPROXIMATION ALGORITHMS;

EID: 84947909211     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-63307-3_51     Document Type: Conference Paper

References (24)

1. A. Aggarwal, A.K. Chandra and P. Raghavan, Energy Consumption in VLSI Circuits. In Proceedings of the ACM Symposium on Theory of Computing, 1988, pp. 205-216.
2. R. Bhatia, S. Khuller, and J. Naor. The Loading Time Scheduling Problem, in Proceedings of the 36th Annual IEEE Symposium on Foundations of Computer Science, 1995, pp. 72-81.
3. L. Bianco, A. Mingozzi, S. Riccardelli, and M. Spadoni. Exact and Heuristic Procedures for the Traveling Salesman Problem with Precedence Constraints, Based on Dynamic Programming. INFOR, 32(1): 19-32, 1994.
4. N. Christofides. Vehicle Routing. In The Traveling Salesman Problem: A Guided Tour of Combinatorial Optimization (Ed: E.L. Lawler, J.K. Lenstra, A.H.G. Rinnooy Kan, and D.B. Shmoys), John Wiley & Sons (1985), pp. 431-448.
5. C.J. Colboum and W.R. Pulleyblank. Minimizing Setups in Ordered Sets of Fixed Width. Order, 1:225-229(1985).
6. S. Devadas and S. Malik. A Survey of Optimization Techniques Targeting Low-Power VLSI Circuits. Preprint, 1995.
7. M. Garey and D. Johnson. Computers and Intractability -a Guide to the Theory of NP-completeness. W.H. Freeman, San Francisco, 1979.
8. B.L. Golden and A.A. Assad, Eds. Vehicle Routing: Methods and Studies. North-Holland, Amsterdam (1988).
9. K. Govil, E. Chan, and H. Wasserman. Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU. Preprint, 1995.
10. T. Jiang and M. Li. On the Approximation of Shortest Common Supersequences and Longest Common Subsequences. In Proceedings of 21st International Colloquium on Automata, Languages and Programming, 1994, pp. 191-202.
11. G. Kissin. Energy Consumptionin VLSI Circuits: a Foundation. ACM Symposium on Theory of Computing, 1982.
12. M. Kubo and H. Kagusai. Heuristic Algorithms for the Single-Vehicle Dial-a-ride Problem. Journal of the Operations Research Society of Japan, 30(4):354-365, 1990.
13. M. T. Lee, V. Tiwari, S. Malik, and M. Fujita. Power Analysis and Low-Power Scheduling Techniques for Embedded DSP Software. Technical Report FLA-CAD-95-01, Fujitsu Labs of America, March 1996.
14. M. Manasse, L. McGeoch, and D. Sleator. Competitive Algorithms for Server Problems. Journal of Algorithms, 11:208-230 (1990).
15. R. Motwani, K. Palem, S. Reyen, and V. Sarkar. Combining Register Allocation and Instruction Scheduling. Submitted for publication, 1997. Preliminary version: Technical Report STAN-CS-TN-95-22, Department of Computer Science, Stanford University, 1996.
16. S. Prasad and K. Roy. Circuit Activity Driven Multilevel Logic Optimization for Low Power Reliable Operation. Proceedings of the European Conference on Design Autoamtion (EDAC), 1993, pp. 368-372.
17. K. Roy and S. Prasad. SYSLOP: Synthesis of CMOS Logic for Low-Power Applications. In Proceedings of the International Conference on Computer Design, 1992.
18. SPEC Consortium. The SPECint95 and SPECfp95 Benchmarks. World-Wide Web URL http://www.specbench.org, 1995.
19. C-L. Su, C-Y. Tsui, and A.M. Despain. Low-Power Architecture Design and Compilation Techniques for High-Performance Processors. In Proceedings of the IEEE COMPCON, 1994, pp. 489-498.
20. V. Tiwari, S. Malik, and A. Wolfe. Power analysis of embedded software: A first step towards software power minimization. IEEE Transaction on VLSI Systems, 2:437-445 (1994).
21. V. Tiwari, S. Malik, and A. Wolfe. Compilation Techniques for Low Energy: An Overview. In Proceedings of the 1994 Symposium on Low-Power Electronics, 1994, pp. 38-39.
22. C.Y. Tsui, M. Pedram, and A.M. Despain. Technology Decomposition and Mapping Targeting Low-Power Dissipation. In Proceedings of the 30th Design Automation Conference, 1993, pp. 68-73.
23. M. Weiser. Some Computer Science Issues in Ubiquitous Computing. Communications of the ACM, 36:74-83(1993).
24. F. Yao, A. Demers, and S. Shenker. A Scheduling Model for Reduced CPU Energy. In Proceedings of the 36th Annual IEEE Symposium on Foundations of Computer Science, 1995, pp. 374-382.