-
2
-
-
84947552660
-
-
Altera Development Boards, //www.altera.com/html/mega/boards.html.
-
-
-
-
3
-
-
84947591383
-
-
Aptix Home Page, //www.aptix.com/.
-
-
-
-
4
-
-
0031152477
-
Logic Emulation with Virtual Wires”
-
J. Babb, R. Tessier, M. Dahl, S.Z. Hanono, D. M. Hoki, A. Agrawal, ”Logic Emulation with Virtual Wires”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 16/6 (1997): 609-626.
-
(1997)
IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems
, vol.16
, Issue.6
, pp. 609-626
-
-
Babb, J.1
Tessier, R.2
Dahl, M.3
Hanono, S.Z.4
Hoki, D.M.5
Agrawal, A.6
-
5
-
-
0031655159
-
Rapid Prototyping Technology Accelerates Software Development for Complex Network Systems
-
V. Bhatia, S. Shtil, ”Rapid Prototyping Technology Accelerates Software Development for Complex Network Systems”, Proc. RSP (1998): 113-115.
-
(1998)
Proc. RSP
, pp. 113-115
-
-
Bhatia, V.1
Shtil, S.2
-
6
-
-
0031655007
-
Behavioral Emulation of Synthesized RT-level Descriptions Using VLIW Architectures
-
T. Buchholz, G. Haug, U. Kebschull, G. Koch, W. Rosenstiel, ”Behavioral Emulation of Synthesized RT-level Descriptions Using VLIW Architectures”, Proc. RSP (1998): 70-75.
-
(1998)
Proc. RSP
, pp. 70-75
-
-
Buchholz, T.1
Haug, G.2
Kebschull, U.3
Koch, G.4
Rosenstiel, W.5
-
8
-
-
0031673936
-
Rapid System Prototyping for Real-Time Design Validation
-
M. Courtoy, ”Rapid System Prototyping for Real-Time Design Validation”, Proc. RSP (1998): 108-112.
-
(1998)
Proc. RSP
, pp. 108-112
-
-
Courtoy, M.1
-
10
-
-
84947569490
-
-
Design & Reuse Design Platform Catalog, //www.design-reuse.com/PROTO PLATFORM/proto platform l.html.
-
-
-
-
11
-
-
84947567705
-
-
Europe Technologies EVM 40400 Application Notes, //www.europe-technologies.com/evm40400 appnotes.htm.
-
-
-
-
12
-
-
0029696999
-
VLSI Design and System Level verification for the Mini- Disk
-
T. Fujimoto, T. Kambe, ”VLSI Design and System Level verification for the Mini- Disk”, Proc. 33rd Design Automation Conf. (1996): 491-496.
-
(1996)
Proc. 33Rd Design Automation Conf
, pp. 491-496
-
-
Fujimoto, T.1
Kambe, T.2
-
14
-
-
0032593095
-
A Case Study: Logic Emulation - Pitfalls and Solutions”
-
K. Harbich, J. Stohmann, E. Barke, L. Schwoerer, ”A Case Study: Logic Emulation - Pitfalls and Solutions”, Proc. RSP’99 (1999): 160-163.
-
(1999)
Proc. RSP’99
, pp. 160-163
-
-
Harbich, K.1
Stohmann, J.2
Barke, E.3
Schwoerer, L.4
-
15
-
-
0000950606
-
The Roles of FPGAs in Reprogrammable Systems
-
S. Hauck, ”The Roles of FPGAs in Reprogrammable Systems”, Proc. of the IEEE, Vol. 86, No. 4 (1998): 615-639.
-
(1998)
Proc. Of the IEEE
, vol.86
, Issue.4
, pp. 615-639
-
-
Hauck, S.1
-
16
-
-
84947585828
-
-
IKOS Home Page, //www.ikos.com/.
-
-
-
-
17
-
-
84947595813
-
-
DATE, Designer Track
-
U. Kebschull, G. Koch, W. Rosenstiel, ”The WEAVER Prototyping Environment for Hardware/Software Co-Design and Co-Debugging”, Proc. DATE, Designer Track (1998): 237-242.
-
(1998)
”The WEAVER Prototyping Environment for Hardware/Software Co-Design and Co-Debugging”, Proc
, pp. 237-242
-
-
Kebschull, U.1
Koch, G.2
Rosenstiel, W.3
-
18
-
-
0031651946
-
Rapid Prototyping of a Co-Processor based Engine Knock Detection System”, Proc
-
A. Krischbaum, S. Ortmann, M. Glesner,” Rapid Prototyping of a Co-Processor based Engine Knock Detection System”, Proc. RSP’98 (1998): 124-129.
-
(1998)
RSP’98
, pp. 124-129
-
-
Krischbaum, A.1
Ortmann, S.2
Glesner, M.3
-
20
-
-
0030673255
-
The Transmogrifier- 2: A 1 Million Gate Rapid Prototyping System”
-
D. M. Lewis, D. R. Galloway, M. Ierssel, J. Rose, P. Chow,” The Transmogrifier- 2: A 1 Million Gate Rapid Prototyping System”, Proc. ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays (1997): 53-61.
-
(1997)
Proc. ACM/SIGDA Int. Symp. On Field Programmable Gate Arrays
, pp. 53-61
-
-
Lewis, D.M.1
Galloway, D.R.2
Ierssel, M.3
Rose, J.4
Chow, P.5
-
21
-
-
84947561587
-
-
Mentor Graphics Accelerated Verification/ Emulation page, //www.mentorg.nl/av/index.html
-
-
-
-
22
-
-
84947572020
-
-
Velocity: Rapid Silicon Prototyping System, //www-us.semiconductors.philips.com/technology/velocity.
-
-
-
-
23
-
-
84947583511
-
-
SIDSA ARM Emulation Boards, //www.sidsa.com/ARM.htm.
-
-
-
-
24
-
-
84947558413
-
-
Simutech Home Page, //www.simutech.com/.
-
-
-
-
26
-
-
84947559063
-
-
Quickturn Home Page, //www.quickturn.com.
-
-
-
-
27
-
-
33751260477
-
The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment”
-
R. Tessier, J. Babb, M. Dahl, S.Z. Hanono, A. Agrawal,” The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment”, Proc. ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays (1994).
-
(1994)
Proc. ACM/SIGDA Int. Symp. On Field Programmable Gate Arrays
-
-
Tessier, R.1
Babb, J.2
Dahl, M.3
Hanono, S.Z.4
Agrawal, A.5
-
28
-
-
0029733729
-
Emulators ease design prototyping
-
H. Verheyen,” Emulators ease design prototyping”, Electronic Products, Jan. 1996.
-
(1996)
Electronic Products
, vol.Jan
-
-
Verheyen, H.1
-
29
-
-
84947593474
-
-
29.”Virtex-E Field Programmable Gate Arrays Data Sheet, 1999”
-
(1999)
-
-
-
30
-
-
0026173694
-
Computer-Aided Prototyping for ASIC-based systems
-
S. Walters,” Computer-Aided Prototyping for ASIC-based systems”, IEEE Design& Test of Computers, No 6 (1991): 4-10.
-
(1991)
IEEE Design& Test of Computers
, vol.6
, pp. 4-10
-
-
Walters, S.1
-
31
-
-
84947603454
-
-
Xilinx Prototyping Platforms, //www.xilinx.com/products/protoboards/protoboards.htm.
-
-
-
-
32
-
-
84947552394
-
-
Xilinx Data Sheet DS020, December
-
Xilinx Prototype Platforms User Guide for Virtex and Virtex-E Series FPGAs, Xilinx Data Sheet DS020, December 1999.
-
(1999)
-
-
|