Automatic datapath extraction for efficient usage of HDD

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1254, Issue , 1997, Pages 95-106

  Kamhi, Gila ^a   Weissberg, Osnat ^a   Fix, Limor ^a   Binyamini, Ziv ^a   Shtadler, Ze'ev ^a  

^a INTEL CORPORATION   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY DECISION DIAGRAMS; BOOLEAN FUNCTIONS; COMPUTER AIDED ANALYSIS; EXTRACTION; PRODUCTIVITY;

BINARY DECISION DIAGRAMS (BDDS); DECISION DIAGRAM; EXTRACTION TECHNIQUES; FORMAL VERIFICATION TOOLS; PARTITIONING ALGORITHMS; USER INTERACTION; VECTOR OPERATIONS; VERIFICATION PROCESS;

FORMAL VERIFICATION;

EID: 84947438380     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-63166-6_12     Document Type: Conference Paper

References (16)

1. R.E. Bryant and Y.A. Chen. Verification of Arithmetic Functions with Binary Moment Diagrams. In Proceedings of the 32nd ACM/IEEE Design Automation Conference, IEEE Computer Society Press
2. E. Clarke, X. Zhao. Word Level Symbolic Model Checking, CMU-CS-95-161
3. Y. Chen, E.C larke, Pei-Hsin Ho, Y. Hoskote, T. Kam, M. Khaira, J. O'Leary, X. Zhao. Verification of All Circuits in a Floating-Point Unit Using Word-Level Model Checking, In Proceedings of the International Conference on Formal Methods in Computer-Aided Design, November 1996
4. R.E. Bryant. Bit-level Analysis of an SRT Divider Circuit. Technical Report, Carnegie Mellon University, 1995
5. R.E.B ryant. Graph-based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers, c-35(8):677-691, Aug. 1986
6. Laurent Arditi. *BMDs Can Delay the Use of Theorem Proving for Verifying Arithmetic Assembly Instructions, In Proceedings of the International Conference on Formal Methods in Computer-Aided Design, November 1996
7. R. Hojati, R.K. Brayton. Automatic Datapath Abstraction In Hardware Systems, In Proceedings of the International Conference on Computer-Aided Verification Conference, 1995
8. A. Aziz et al. HSIS: A BDD-Based Environment for Formal Verification, In Proceedings of the 31st Design Automation Conference, IEEE Computer Society Press
9. K. Hamaguchi, A. Morita, and S. Yajima. Efficient Construction of Binary Moment Diagrams for Verifying Arithmetic Circuits. In Proceedings of the International Conference on Computer-Aided-Design, pages 78-82, San Jose, CA, November 1995.
10. K. Ravi, A. Pardo, G. Hachtel, F. Somenzi. Modular Verification of Multipliers. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design, Palo Alto, CA, November 1996
11. M. Fujita. Verification of Arithmetic Circuits by Comparing Two Similiar Circuits. In Proceedings of the Intemational Conference on Computer-Aided Verification, 1996
12. K.S. Brace, R.L. Rudell, and R.E. Bryant. Efficient Implementation of a BDD Package. In Proceedings of the Design Automation Conference, pages 535-541, San Francisco, CA, June 1995.
13. E.M. Clarke, M. Khaira, and X. Zhao. Word Level Model Checking-A New Approach for Verifying Arithmetic Circuits. In Proceedings of the 33rd ACMaEEE Design Automation Conference. IEEE Computer Society Press, June 1996.
14. D.E. Atkins. Higher-radix Division Using Estimates of the Divisor and Partial remainders. IEEE Transactions on Computers, C-17(10):925-934, October 1968.
15. R. Enders. Note on the Complexity of Binary Moment Diagram Representations. unpublished paper, Siemens AG, Munich Germany, 1994.
16. K.L. McMillan. Symbolic Model Checking, Kluwer Academic Publishers.