Loop dissevering: A technique for temporally partitioning loops in dynamically reconfigurable computing platforms

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Cardoso, João M P ^a  

^a UNIVERSITY OF ALGARVE   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DISTRIBUTED PARAMETER NETWORKS; RECONFIGURABLE ARCHITECTURES;

ARRAY VARIABLES; HARDWARE RESOURCES; LOOP FISSION; PROCESSING PLATFORM; RECONFIGURABLE COMPUTING; RECONFIGURABLE COMPUTING ARCHITECTURE; RECONFIGURATION TIME; TEMPORAL PARTITIONS;

C (PROGRAMMING LANGUAGE);

EID: 84947284967     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213335     Document Type: Conference Paper

References (18)

1. A. DeHon, Reconfigurable Architectures for General Purpose Computing, PhD Thesis, AI Technical Report 1586, MIT, 545 Technology Sq., Cambridge, MA02139, Sept. 1996, http://www. ai. mit. edu/people/andre/phd. html.
2. Xilinx Corp., Virtex-II 1. 5V, Field-Programmable Gate Arrays (v1. 7)-Advance Product Specification, October 2, 2001, http://www. xilinx. com.
3. R. D. Hudson, D. I. Lehn, and P. M. Athanas, "A Run-Time Reconfigurable Engine for Image Interpolation, " in Proc. of the 6th IEEE Symposium on Field-Programmable Custom Computing Machines, Napa Valley, CA, USA, April 15-17, 1998.
4. R. Hartenstein, "A Decade of Reconfigurable Computing: A Visionary Retrospective, " In Int'l Conf. on Design, Automation and Test in Europe (DATE'01), Munich, Germany, March 12-15, 2001, pp. 642-649.
5. J. M. P. Cardoso, and M. Weinhardt, "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture, " in Proc. of the 12th Int'l Conference on Field Programmable Logic and Applications (FPL'02), Montpellier, France, Sept. 2-4, 2002, LNCS, vol. 2438, Springer-Verlag, pp. 864-874.
6. M. Kaul, R. Vemuri, S. Govindarajan, and I. E. Ouaiss, "An Automated Temporal Partitioning and Loop Fission approach for FPGA based reconfigurable synthesis of DSP applications, " in Proc. of the IEEE/ACM Design Automation Conference (DAC'99), New Orleans, LA, USA, June 21-25, 1999, pp. 616-622.
7. J. M. P. Cardoso, and M. Weinhardt, "Fast and Guaranteed C Compilation onto the PACT-XPP Reconfigurable Computing Platform, " In Proc. of the IEEE 10th Symposium on Field-Programmable Custom Computing Machines (FCCM'02), IEEE Computer Society Press, Los Alamitos, CA, USA, 2002, pp. 291-292.
8. PACT XPP Technologies, Inc., "The XPP White Paper, " Release 2. 1. 1, March 2002, http://www. pactxpp. com.
9. J. M. P. Cardoso, and M. Weinhardt, "From C Programs to the Configure-Execute Model, " in Proc. of the Design, Automation and Test in Europe Conference (DATE'03), Munich, Germany, March 3-7, 2003, IEEE Computer Society Press, (to appear).
10. D. F. Bacon, S. L. Graham, and O. J. Sharp, "Compiler Transformations for High-Performance Computing, " In ACM Computing Surveys, Vol. 26, No. 4, December 1994, pp. 345-420.
11. S. S. Muchnick, Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, Inc., San Francisco, CA, USA, 1997.
12. Y. Muraoka, Parallelism exposure and exploitation in programs, PhD Thesis, Univ. of Illinois at Urbana-Champaign, Dept. of Computer Science, Report, 71-424, Feb. 1971.
13. David J. Kuck, "A survey of parallel machine organization and programming, " in ACM Computing Surveys (CSUR), Vol. 9, Issue 1, January 1977, ACM Press, New York, USA, pp. 29-59.
14. R. Wilson, et al., "SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers, " In ACM SIGPLAN Notices, Vol. 29, No. 12, Dec. 1996. http://suif. stanford. edu.
15. M. Weinhardt, and W. Luk, "Pipeline Vectorization, " In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2. Feb. 2001, pp. 234-233.
16. S. Ganesan, and R. Vemuri, "An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement, " in Proc. of Design, Automation & Test in Europe (DATE'00), Paris, France, March 27-30, 2000, pp. 320-325.
17. A. Takayama, Y. Shibata, K. Iwai, and H. Amano, "Dataflow Partitioning and Scheduling Algorithms for WASMII, a Virtual Hardware, " in Proc. of the 10th Int'l Conference on Field-Programmable Logic and Applications (FPL'00), Villach, Austria, August 27-30, 2000, LNCS, vol. 1896, Springer-Verlag, Berlin, pp. 685-694.
18. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor, "PipeRench: A Reconfigurable Architecture and Compiler, " In IEEE Computer, Vol. 33, No. 4, April 2000, pp. 70-77.