Register transformations with multiple clock domains

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2144, Issue , 2001, Pages 126-139

  Albrecht, Alvin R ^a   Hu, Alan J ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

FORMAL LOGIC;

CIRCUIT DESIGNS; CLOCK DOMAINS; DIFFERENT FREQUENCY; HARDWARE DESIGN; MULTIPLE CLOCK DOMAINS; POWER REQUIREMENT; RETIMING; TYPICAL DESIGN;

CLOCKS;

EID: 84947276260     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44798-9_11     Document Type: Conference Paper

References (18)

1. ARM Limited. AMBA Specification (Rev 2.0). 13 May 1999.
2. Jason Baumgartner, Tamir Heyman, Vigyan Singhal, and Adnan Aziz. Model checking the IBM gigahertz processor: An abstraction algorithm for high-performance netlists. In Computer-Aided Verification: 11th International Conference, pages 72–83. Springer, 1999. LNCS Number 1633.
3. Gianpiero Cabodi, Stefano Quer, and Fabio Somenzi. Optimizing sequential verification by retiming transformations. In 37th Design Automation Conference, pages 601–606.ACM/IEEE, 2000.
4. Hoon Choi, Byeong-WheeYun andYun-Tae Lee. Simulation strategy after model checking: Experience in industrial SOC design. In International High-Level Design, Validation, and Test Workshop, pages 77–79. IEEE, 2000.
5. William J. Dally and John W. Poulton. Digital Systems Engineering. Cambridge University Press, 1998.
6. Klaus Eckl and Christian Legl. Retiming sequential circuits with multiple register classes. In Design, Automation and Test in Europe, pages 650–656. IEEE, March 1999.
7. Klaus Eckl, Jean Christophe Madre, Peter Zepter, and Christian Legl. A practical approach to multiple-class retiming. In 36th Design Automation Conference, pages 237–242.ACM/IEEE, 1999.
8. Guy Even, Ilan Y. Spillinger, and Leon Stok. Retiming revisited and reversed. IEEE Transactions on CAD, 15(3):348–357, March 1996.
9. Soha Hassoun and Carl Ebeling. Architectural retiming: Pipelining latency-constrained circuits. In 33rd Design Automation Conference, pages 708–713. ACM/IEEE, 1996.
10. Gagan Hasteer, Anmol Mathur, and Prithviraj Banerjee. Efficient equivalence checking of multi-phase designs using retiming. In International Conference on Computer-Aided Design, pages 557–562. IEEE/ACM, 1998.
11. Alexander T. Ishii, Charles E. Leiserson, and Marios C. Papaefthymiou. Optimizing twophase, level-clocked circuitry. Journal of the ACM, 44(1):148–199, January 1997. An earlier version of this paper appear in Advanced Research in VLSI and Parallel Systems: Proceedings of the 1992 Brown/MIT Conference, March 1992.
12. Charles E. Leiserson and James B. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5–35, 1991.
13. Bill Lin, Steven Vercauteren, and Hugo De Man. Embedded architecture co-synthesis and system integration. In 4th International Workshop on Hardware/Software Codesign, pages 2–9. IEEE, 1996.
14. Brian Lockyear and Carl Ebeling. Optimal retiming of multi-phase, level-clocked circuits. Technical Report TR-91-10-01, University of Washington, Department of Computer Science and Engineering, 1991.
15. T. Melham. Higher Order Logic and Hardware Verification. Cambridge University Press, 1993.
16. Christos A. Papachristou, Mehrdad Nourani, and Mark Spining. A multiple clocking scheme for low-power RTL design. IEEE Transactions on VLSI Systems, 7(2):266–276, June 1999.
17. Vigyan Singhal, Sharad Malik, and Robert K. Brayton. The case for retiming with explicit reset circuitry. In International Conference on Computer-Aided Design, pages 618–625. IEEE/ACM, 1996.
18. Hervé J. Touati and Robert K. Brayton. Computing the initial states of retimed circuits. IEEE Transactions on CAD, 12(1):157–162, January 1993.