Efficient timed reachability analysis using clock difference diagrams

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1633, Issue , 1999, Pages 341-353

  Behrmann, G ^a   Larsen, K G ^a   Pearson, J ^b   Weise, C ^a   Yi, W ^b  

^a AALBORG UNIVERSITY   (Denmark)

^b UPPSALA UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; DATA STRUCTURES; SPACE RESEARCH;

AUTOMATIC VERIFICATION TOOLS; COMPACT DATA STRUCTURE; DISCRETE CONTROL; EUCLIDEAN SPACES; REACHABILITY ANALYSIS; STATE SPACE EXPLORATION; SYMBOLIC STATE SPACE; VERIFICATION TOOLS;

CLOCKS;

EID: 84947274672     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-48683-6_30     Document Type: Conference Paper

References (25)

1. [ABKMPR97] Asarain, Bozga, Kerbrat, Maler, Pnueli, Rasse. Data-Structures for the Verification of Timed Automata. In Proc. HART'97, LNCS 1201, pp. 346-360.
2. [AD94] Alur, Dill. Automata for Modelling Real-Time Systems. In Proc. of ICALP'90, LNCS 443, 1990.
3. [Bal96] Felice Balarin. Approximate Reachability Analysis of Timed Automata. Proc. Real-Time Systems Symposium, Washington, DC, December 1996, pp. 52-61.
4. [BGK+96] Bengtsson, Griffioen, Kristoffersen, Larsen, Larsson, Pettersson Yi. Verification of an audio protocol with bus collision using uppaal. CAV'96, LNCS 1102, 1996.
5. [BLLPW96] Bengtsson, Larsen, Larsson, Pettersson Yi. ÜPPAAL in 1995. In Proc. TACAS'96, LNCS 1055, pp. 431-434. Springer March 1996.
6. [BMPY97] Bozga, Maler, Pnueli, Yovine. Some progress in the symbolic verification of timed automata. Proc. CAV'97, LNCS 1254,pp. 179-190, 1997.
7. [BPV94] Bosscher, Polak, Vaandrager. Verification of an Audio-control Protocol. In Proc. FTRTFT, LNCS 863, 1994.
8. [CC95] Campos, Clarke. Real-time symbolic model checking for discrete time models. In C. Rattray T. Rus, Eds., AMAST Series in Computing: Theories and Experiences for Rea,l-Tim,e System Development, 1995.
9. [Dill87] Dill. Timing Assumptions and Verification of Finite-State Concurrent Systems. in: LNCS 407, Springer Berlin 1989, pp. 197-212.
10. [DKRT97] D'Arginio, Katoen, Ruys, Tretmans. Bounded retransmission protocol must be on time ! In Proc. TACAS'97, LNCS 1217, 1997.
11. [DY95] Daws, Yovine. Two examples of verification of multirate timed automata with KRONOS. In Proc. 16th IEEE Real-Time Systems Symposium, pp 66-75, Dec 95.
12. [HNSY94] Henzinger, Nicollin, Sifakis, Yovine. Symbolic Model Checking for RealTime Systems. Information and Computation, 111(2):193-244, 1994.
13. [HHW95] Henzinger, Ho, Wong-Toi. A Users Guide to HyTech. Technical report, Department of Computer Science, Cornell University, 1995.
14. [HLS98] Havelund, Larsen, Skou. Formal Verification of an Audio/Video Power Controller using the Real-Time Model Checker UPPAAL. Technical report made for Bang& Olufsen, 1998.
15. [HSLL97] Havelund, Skou, Larsen, Lund. Formal Modelling and Analysis of an Audio/Video Protocol: An Industrial Case Study using UPPAAL. In In Proc. 18th IEEE Real-Time System Symposium, 1997.
16. [LPW95] Larsen, Pettersson, Yi. Compositional and Symbolic Model-Checking of Real-Time Systems. In Proc. 16th IEEE Real-Time Systems Symposium, December 1995.
17. [LPWW98] Larsen, Weise, Yi, Pearson. Clock Difference Diagrams. DoCS Technical Report No.98/99, Uppsala University, Sweden, presented at the Nordic Workshop on Programming Theory, Turku, Finland, November 1998.
18. [LPY97] Lonn, Pettersson, Yi. Formal Verification of a TDMA Protocol Start-Up Mechanism. In Proc. 1997 IEEE Pacific Rim International Symposium on Fault-Tolerant Systems, pp. 235-242, 1997.
19. [LPY98] Lindahl, Pettersson, Yi. Formal design and analysis of a gear controller. In Bernhard Steffen (Ed), Proc. TACAS'98, LNCS 1384, pp. 281-297. Springer 1998.
20. [MLAH99a] Møller, Lichtenberg, Andersen, Hulgaard. Difference decision diagrams. Technical report IT-TR-1999-023, Technical University of Denmark, February 1999.
21. [MLAH99b] Møller, Lichtenberg, Andersen, Hulgaard. On the symbolic verification of timed systems. Technical report IT-TR-1999-024, Technical University of Denmark, February 1999.
22. [ST98] Strehl, Thiele. Symbolic Model Checking of Process Networks Using Interval Diagram Techniques. ICCAD-98, San Jose, California, pp. 686-692, 1998.
23. [Strehl'98] Strehl. Using Interval Diagram Techniques for the Symbolic Verification of Timed Automata. Technical Report TIK-53, ETH Zürich, July 1998.
24. [WTD95] Wong-Toi, Dill. Verification of real-time systems by successive over and under approximation. CAV'95, July 1995.
25. [YPD94] Yi, Pettersson, Daniels. Automatic Verification of Real-Time Communicating Systems By Constraint-Solving. In Proc. 7th International Conference on Formal Description Techniques, 1994.