A case study of selected SPLASH-2 applications and the SBT debugging tool

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Novillo, Ernesto ^a   Lu, Paul ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

Barrier; Debugger; Hardware counters; Parallel computing; Performance tuning; SPLASH 2; SPMD

Indexed keywords

DISTRIBUTED COMPUTER SYSTEMS; DISTRIBUTED PARAMETER NETWORKS; HARDWARE; PARALLEL PROCESSING SYSTEMS;

BARRIER; DEBUGGERS; HARDWARE COUNTERS; PERFORMANCE TUNING; SPLASH-2; SPMD;

PROGRAM DEBUGGING;

EID: 84947205871     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213519     Document Type: Conference Paper

References (13)

1. R. Berrendorf and H. Ziegler. PCL-The Performance Counter Library: A Common Interface to Access Hardware Performance Counters on Microprocessors (Version 1. 3). Technical report, Central Institute for Applied Mathematics, Research Centre Juelich GmbH, 1999.
2. S. Browne, J. Dongarra, N. Garner, G. Ho, and P. Mucci. A Portable Programming Interface for Performance Evaluation on Modern Processors. The International Journal of High Performance Computing Applications, 14(3):189-204, Fall 2000.
3. D. Cortesi et al. Origin2000 (TM) and Onyx2 (TM) Performance Tuning and Optimization Guide. Silicon Graphics, Inc., 1998.
4. Etnus LLC. TotalView Multiprocess Debugger/Analyzer. http://www. etnus. com/Products/ TotalView/.
5. M. Gerndt, B. Mohr, and B. Miller. Performance Analysis and Tuning of Parallel Programs: Resources and Tools. In Tutorial at Supercomputing 2000, Dallas, Texas, USA, November 2000.
6. C. E. McDowell and D. P. Helmbold. Debugging Concurrent Programs. ACM Computing Surveys (CSUR), 21(4):593-622, December 1989.
7. B. Mohr, A. D. Malony, and J. E. Cuny. TAU. In G. V. Wilson and P. Lu, editors, Parallel Programming Using C++. MIT Press, 1996.
8. E. Novillo. On-line performance monitoring of shared memory parallel programs. Master's thesis, University of Alberta, 2002.
9. E. Novillo and P. Lu. On-Line Debugging and Performance Monitoring Using Barriers. In Proceedings for the 15th International Parallel and Distributed Processing Symposium (IPDPS), San Francisco, California, USA, April 2001. Available at http://www. cs. ualberta. ca/paullu/SBT.
10. H. Shan and J. P. Singh. Parallel Sorting on Cache-coherent DSM Multiprocessors. In Proceedings Supercomputing '99, Portland, Oregon, USA, Nov. 1999.
11. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, Santa Margherita Ligure, Italy, June 1995.
12. Z. Xu, J. R. Larus, and B. P. Miller. Shared-Memory Performance Profiling. In Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPOPP-97), volume 32, 7 of ACM SIGPLAN Notices, pages 240-251, New York, New York, USA, June 18-21 1997. ACM Press.
13. M. Zagha and G. E. Blelloch. Radix sort for vector multiprocessors. In Proceedings Supercomputing '91, pages 712-721, Nov. 1991.