Optimization and evaluation of image- and signal-processing kernels on the TI C6678 multi-core DSP

2014 IEEE High Performance Extreme Computing Conference, HPEC 2014

Volumn , Issue , 2014, Pages

  Ramesh, Barath ^a   Bhardwaj, Asheesh ^b   Richardson, Justin ^a   George, Alan D ^a   Lam, Herman ^a  

^a University of Florida   (United States)

^b Texas Instrumentsm ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONVOLUTION; DIGITAL ARITHMETIC; DIGITAL SIGNAL PROCESSORS; DIGITAL TELEVISION; EMBEDDED SYSTEMS; FREQUENCY DOMAIN ANALYSIS; IMAGE PROCESSING; IMAGE RESOLUTION; IMPULSE RESPONSE; INTERPOLATION; MICROPROCESSOR CHIPS;

BILINEAR INTERPOLATION; COMPUTATIONAL DEMANDS; EMBEDDED COMPUTING; FINITE-IMPULSE RESPONSE; FREQUENCY DOMAINS; REAL TIME PERFORMANCE; SIGNAL PROCESSING APPLICATIONS; TEXAS INSTRUMENTS;

SIGNAL PROCESSING;

EID: 84946688901     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPEC.2014.7040989     Document Type: Conference Paper

References (8)

1. F. Iandola, D. Sheffield, M. Anderson, P. Phothilimthana, and K. Keutzer, "Communication-minimizing 2d convolution in gpu registers," in Image Processing (ICIP), 2013 20th IEEE International Conference on, Sept 2013, pp. 2116-2120.
2. Hpec challenge suite. [Online]. Available: http://www. omgwiki. org/hpec/files/hpec-challenge/
3. J. Fowers, G. Brown, P. Cooke, and G. Stitt, "A performance and energy comparison of fpgas, gpus, and multicores for sliding-window applications," in International Symposium on Field Programmable Gate Arrays, ser. FPGA '12, Feb 2012, pp. 47-56.
4. S. Mu, C. Wang, M. Liu, D. Li, M. Zhu, X. Chen, X. Xie, and Y. Deng, "Evaluating the potential of graphics processors for high performance embedded computing," in Design, Automation Test in Europe Conference Exhibition (DATE), 2011, March 2011, pp. 1-6.
5. Tms320c6678 multicore fixed and floating-point digital signal processor, data manual. [Online]. Available: http://www. ti. com/lit/ds/sprs691c/sprs691c. pdf
6. Implementation of affine warp using ti dsp. [Online]. Available: http://www. ti. com/lit/an/sprabc5/sprabc5. pdf
7. Tms320c64x+ dsp little-endian dsp library programmers reference. [Online]. Available: http://www. ti. com/lit/ug/sprueb8b/sprueb8b. pdf
8. D. Wang and M. Ali, "Synthetic aperture radar on low power multicore digital signal processor," in High Performance Extreme Computing (HPEC), 2012 IEEE Conference on, Sept 2012, pp. 1-6.