MachSuite: Benchmarks for accelerator design and customized architectures

IISWC 2014 - IEEE International Symposium on Workload Characterization

Volumn , Issue , 2014, Pages 110-119

  Reagen, Brandon ^a   Adolf, Robert ^a   Shao, Yakun Sophia ^a   Wei, Gu Yeon ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; ARCHITECTURE; HIGH LEVEL SYNTHESIS;

ACCELERATOR DESIGN; BROAD APPLICATION; PROGRAM BEHAVIOR; RESEARCH COMMUNITIES; SALIENT FEATURES;

ACCELERATION;

EID: 84946020782     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2014.6983050     Document Type: Conference Paper

References (52)

1. The harwell-boeing collection. http://math.nist.gov/MatrixMarket/data/Harwell-Boeing/.
2. Lammps molecular dynamics simulator. http://lammps.sandia.gov/.
3. Scalable molecular dynamics. http://www.ks.uiuc.edu/Research/namd/.
4. M. Alle, A. Morvan, and S. Derrien. Runtime dependency analysis for loop pipelining in high-level synthesis. In Design Automation Conference (DAC), 2013 50th ACM/EDAC/IEEE, pages 1-10, May 2013.
5. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, and K. A. Yelick. The landscape of parallel computing research: A view from berkeley. Technical report, EECS Department, University of California, Berkeley, Dec 2006.
6. J. Auerbach, D. Bacon, P. Cheng, R. Rabbah, and S. Shukla. Virtualization of heterogeneous machines. In (DAC), pages 890-894, June 2011.
7. A. Canis, J. H. Anderson, and S. D. Brown. Multi-pumping for resource reduction in fpga high-level synthesis. In (DATE), pages 194-197, March 2013.
8. D. Chakrabarti, Y. Zhan, and C. Faloutsos. R-mat: A recursive model for graph mining. In CS Department, Carnegie Mellon University, 2004.
9. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In (IISWC), 2009.
10. S. Che, J. W. Sheaffer, M. Boyer, L. G. Szafaryn, L. Wang, and K. Skadron. A characterization of the rodinia benchmark suite with comparison to contemporary CMP workloads. In (IISWC), 2010.
11. T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam. Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning. ASPLOS '14, pages 269-284, New York, NY, USA, 2014. ACM.
12. E. S. Chung, J. D. Davis, and J. Lee. Linqits: big data on little clients. ISCA, 2013.
13. E. S. Chung, P. A. Milder, J. C. Hoe, and K. Mai. Single-chip heterogeneous computing: Does the future include custom logic, fpgas, and gpgpus? In MICRO, 2010.
14. J. Cong, M. Ghodrat, M. Gill, B. Grigorian, H. Huang, and G. Reinman. Composable accelerator-rich microprocessor enhanced for adaptivity and longevity. In (ISLPED), pages 305-310, Sept 2013.
15. J. Cong, M. A. Ghodrat, M. Gill, B. Grigorian, and G. Reinman. Charm: a composable heterogeneous accelerator-rich microprocessor. In ISLPED, 2012.
16. J. Cong, K. Gururaj, and G. Han. Synthesis of reconfigurable highperformance multicore systems. In FPGA, 2009.
17. J. Cong, M. Huang, B. Liu, P. Zhang, and Y. Zou. Combining module selection and replication for throughput-driven streaming programs. DATE '12, pages 1018-1023, San Jose, CA, USA, 2012. EDA Consortium.
18. A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford, V. Tipparaju, and J. S. Vetter. The scalable heterogeneous computing (shoc) benchmark suite. In Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, 2010.
19. K. Datta, M. Murphy, V. Volkov, S. Williams, J. Carter, L. Oliker, D. Patterson, J. Shalf, and K. Yelick. Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures. In High Performance Computing, Networking, Storage and Analysis, 2008. SC 2008. International Conference for, pages 1-12, Nov 2008.
20. A. Del Barrio, M. Molina, J. Mendias, R. Hermida, and S. Memik. Using speculative functional units in high level synthesis. In (DATE), pages 1779-1784, March 2010.
21. H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger. Neural acceleration for general-purpose approximate programs. In MICRO, 2012.
22. K. Fan, M. Kudlur, G. S. Dasika, and S. A. Mahlke. Bridging the computation gap between programmable processors and hardwired accelerators. In HPCA, 2009.
23. K. Han, K. Choi, and J. Lee. Compiling control-intensive loops for cgras with state-based full predication. In (DATE), pages 1579-1582, March 2013.
24. Y. Hara, H. Tomiyama, S. Honda, H. Takada, and K. Ishii. Chstone: A benchmark program suite for practical c-based high-level synthesis. In ISCAS, pages 1192-1195. IEEE, 2008.
25. P. Harish and P. Narayanan. Accelerating large graph algorithms on the gpu using cuda. In HiPC, 2007.
26. S. Hong, T. Oguntebi, and K. Olukotun. Efficient parallel graph exploration on multi-core cpu and gpu. In PACT, 2011.
27. D. E. Knuth, J. Morris, and V. R. Pratt. Fast pattern matching in strings. SIAM Journal of Computing, 6(2):323-350, 1977.
28. M. D. Lam, E. E. Rothberg, and M. E. Wolf. The cache performance and optimizations of blocked algorithms. In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS IV, pages 63-74, New York, NY, USA, 1991. ACM.
29. I. Levin. A byte-oriented aes-256 imlpementation. www.literatecode. com, 2009.
30. S. Li. Sparse matrix techniques (tutorial). 2007.
31. F. Liu, S. Ghosh, N. P. Johnson, and D. I. August. Cgpa:coarse-grained pipelined accelerators. In DAC, 2014.
32. H.-Y. Liu and L. P. Carloni. On learning-based methods for designspace exploration with high-level synthesis. In DAC, 2013.
33. H.-Y. Liu, M. Petracca, and L. P. Carloni. Compositional system-level design exploration with planning of high-level synthesis. In DATE, 2012.
34. M. J. Lyons, M. Hempstead, G.-Y. Wei, and D. Brooks. The accelerator store: A shared memory framework for accelerator-based systems. TACO, 2012.
35. A. A. Nacci, V. Rana, F. Bruschi, D. Sciuto, I. Beretta, and D. Atienza. A high-level synthesis flow for the implementation of iterative stencil loop algorithms on fpga devices. DAC '13, pages 52:1-52:6, New York, NY, USA, 2013. ACM.
36. S. Neuendorffer and F. Martinez-Vallina. Building zynq accelerators with vivado high level synthesis. In FPGA, 2013.
37. A. Parashar, M. Pellauer, M. Adler, B. Ahsan, N. Crago, D. Lustig, V. Pavlov, A. Zhai, M. Gambhir, A. Jaleel, R. Allmon, R. Rayess, S. Maresh, and J. Emer. Triggered instructions: A control paradigm for spatially-programmed architectures. ISCA '13, pages 142-153, New York, NY, USA, 2013. ACM.
38. A. Phansalkar, A. Joshi, and L. K. John. Analysis of redundancy and application balance in the spec cpu2006 benchmark suite. ISCA '07, pages 412-423, New York, NY, USA, 2007. ACM.
39. F. I. P. S. Publications. Announcing the advanced encryption standard. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf, 2001.
40. W. Qadeer, R. Hameed, O. Shacham, P. Venkatesan, C. Kozyrakis, and M. A. Horowitz. Convolution engine: balancing efficiency & flexibility in specialized computing. In ISCA, 2013.
41. B. Reagen, Y. S. Shao, G.-Y. Wei, and D. Brooks. Quantifying acceleration: Power/performance trade-offs of application kernels in hardware. In ISLPED, 2013.
42. Y. S. Shao and D. Brooks. Isa-independent workload characterization and its implications for specialized architectures. In ISPASS, 2013.
43. Y. S. Shao, B. Reagen, G.-Y. Wei, and D. Brooks. Aladdin: A pre-rtl, power-performance accelerator simulator enabling large design space exploration of customized architectures. In ISCA, 2014.
44. J. A. Stratton, C. Rodrigrues, I.-J. Sung, N. Obeid, L. Chang, G. Liu, and W.-M. W. Hwu. Parboil: A revised benchmark suite for scientific and commercial throughput computing. Number IMPACT-12-01, Urbana, Mar. 2012.
45. F. Vazquez, E. M. Garzon, J. A. Martnez, and J. J. Fernandez. The sparse matrix vector product on gpus. In NVidia Tech Reports, 2009.
46. G. Venkatesh, J. Sampson, N. Goulding-Hotta, S. K. Venkata, M. B. Taylor, and S. Swanson. Qscores: trading dark silicon for scalable energy efficiency with quasi-specific cores. In MICRO, 2011.
47. V. Volkov and B. Kazian. Fitting fft onto the g80 architecture. 2008.
48. Y. Wang, P. Li, P. Zhang, C. Zhang, and J. Cong. Memory partitioning for multidimensional arrays in high-level synthesis. DAC '13, pages 12:1-12:8, New York, NY, USA, 2013. ACM.
49. S. Weerawarana, E. N. Houstis, and J. R. Rice. An interactive symbolicnumeric interface to parallel ellpack for building general pde solvers. In Tech Reports, Purdue University, 1990.
50. J. Weinberg, M. O. McCracken, E. Strohmaier, and A. Snavely. Quantifying locality in the memory access patterns of hpc applications. In SC, 2005.
51. F. Winterstein, S. Bayliss, and G. Constantinides. High-level synthesis of dynamic data structures: A case study using vivado hls. In Field-Programmable Technology (FPT), 2013 International Conference on, pages 362-365, Dec 2013.
52. T. Yokota, K. Ootsu, and T. Baba. Introducing entropies for representing program behavior and branch predictor performance. In Workshop on Experimental Computer Science, 2007.