Reducing energy consumption in microcontroller-based platforms with low design margin co-processors

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2015-April, Issue , 2015, Pages 269-272

  Gomez, Andres ^a   Pinto, Christian ^b   Bartolini, Andrea ^a,b   Rossi, Davide ^b   Benini, Luca ^a,b   Fatemi, Hamed ^c   De Gyvez, Jose Pineda ^c  

^a ETH ZURICH   (Switzerland)

^b UNIVERSITY OF BOLOGNA   (Italy)

^c NXP SEMICONDUCTORS   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; COPROCESSOR; ENERGY CONSERVATION; ENERGY UTILIZATION; INTEGRATED CIRCUIT DESIGN; MICROCONTROLLERS; SENSITIVITY ANALYSIS; SIMULATION PLATFORM;

APPLICATION SPECIFIC REQUIREMENTS; ENERGY MINIMIZATION TECHNIQUES; HIGH THROUGHPUT; MICROCONTROLLER UNIT; MICROCONTROLLER-BASED; MULTI-CORE SYSTEMS; REDUCING ENERGY CONSUMPTION; RUNTIME ENVIRONMENTS;

COST REDUCTION;

EID: 84945937567     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2015.1013     Document Type: Conference Paper

References (16)

1. P. Greenhalgh, big.LITTLE Processing with ARM Cortex-A15 &Cortex-A7, ARM Ltd., Tech. Rep., 2011
2. Lpc1800 platform website. [Online]. Available: http://www.nxp.com/ products/microcontrollers/cortex-m3/series/LPC1800.html
3. K. Jeong, A. B. Kahng, and K. Samadi, Quantified Impacts of Guardband Reduction on Design Process Outcomes, in IEEE ISQED, 2008
4. R. Kumar, K. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, Processor power reduction via single-ISA heterogeneous multi-core architectures, IEEE Computer Architecture Letters, vol. 2, no. 1, 2003
5. U. R. Karpuzcu, A. Sinkar, N. S. Kim, and J. Torrellas, EnergySmart: Toward Energy-efficient Manycores for Near-Threshold Computing, in ACM HPCA, 2013
6. R. Marau, P. Leite, and M. Velasco, Performing flexible control on lowcost microcontrollers using a minimal real-time kernel, IEEE Trans. Ind. Informat, vol. 4, no. 2, 2008
7. Lpc4300 platform website. [Online]. Available: http://www.nxp.com/ products/microcontrollers/cortex-m4/series/LPC4300.html
8. A. B. Kahng, R. Kumar, and J. Sartori, Recovery-Driven Design: Exploiting Error Resilience in Design of Energy-Efficient Processors, IEEE Trans. Computer-Aided Design of Integr. Circuit Syst., vol. 31, no. 3, 2012
9. D. Bortolotti, C. Pinto, A. Marongiu, M. Ruggiero, and L. Benini, VirtualSoC: A Full-System Simulation Environment for Massively Parallel Heterogeneous System-on-Chip, in IEEE IPDPSW, 2013
10. J.-O. Nilsson, I. Skog, P. Handel, and K. Hari, Foot-mounted INS for everybody-an open-source embedded implementation, in IEEE/ION Position, Location and Navigation Symposium, 2012
11. W. Thies, V. Chandrasekhar, and S. Amarasinghe, A Practical Approach to Exploiting Coarse-Grained Pipeline Parallelism in C Programs, in MICRO. IEEE, 2007
12. L. Meier, P. Tanskanen, F. Fraundorfer, and M. Pollefeys, Pixhawk: A system for autonomous flight using onboard computer vision, in IEEE ICRA, May 2011
13. A. a. Eltawil, M. Engel, B. Geuskens, A. K. Djahromi, F. J. Kurdahi, P. Marwedel, S. Niar, and M. a.R. Saghir, A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip, Microprocessors and Microsystems, no. 8, 2013
14. A. Lukefahr, S. Padmanabha, R. Das, F. M. Sleiman, R. Dreslinski, T. F. Wenisch, and S. Mahlke, Composite Cores: Pushing Heterogeneity Into a Core, in MICRO. IEEE, 2012
15. S. Navada, N. N. K. Choudhary, S. V. Wadhavkar, and E. Rotenberg, A Unified View of Non-monotonic Core Selection and Application Steering in Heterogeneous Chip Multiprocessors, in IEEE PACT, 2013
16. R. Nishtala, D. Mossé, and V. Petrucci, Energy-aware thread colocation in heterogeneous multicore processors, in IEEE EMSOFT, 2013, pp. 1-9