Oxide based resistive memories for low power embedded applications and neuromorphic systems

ECS Transactions

Volumn 69, Issue 3, 2015, Pages 3-10

  Vianello, E ^a   Garbin, D ^a   Jovanovic, N ^a   Bichler, O ^b   Thomas, O ^a   De Salvo, B ^a   Perniola, L ^a  

^a CEA GRENOBLE   (France)

^b DIF   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; CONVOLUTIONAL NEURAL NETWORKS; DATA HANDLING; EMBEDDED SYSTEMS; FLIP FLOP CIRCUITS; INTERNET OF THINGS; PATTERN RECOGNITION SYSTEMS;

EMBEDDED APPLICATION; HIGH-RESISTANCE STATE; INTERNET OF THINGS (IOT); NEUROMORPHIC CIRCUITS; NEUROMORPHIC SYSTEMS; NON-VOLATILE FLIP-FLOPS; NON-VOLATILE LOGIC; VISUAL PATTERN RECOGNITION;

COMPUTER CIRCUITS;

EID: 84945913501     PISSN: 19386737     EISSN: 19385862     Source Type: Conference Proceeding    
DOI: 10.1149/06903.0003ecst     Document Type: Conference Paper

References (18)

1. E. Vianello, O. Thomas, G. Molas, O. Turkyilmaz, N. Jovanovic, D. Garbin, G. Palma, M. Alayan, C. Nguyen, J. Coignus, B. Giraud, T. Benoist, M. Reyboz, A. Toffoli, C. Charpin, F. Clermidy, L. Perniola, IEDM Tech. Dig., 631 (2014).
2. Y.-B. Kim, S. R. Lee, D. Lee, C. B. Lee, M. Chang, J. H. Hur, M.-J. Lee, G.-S. Park, C. J. Kim, U-In Chung, In-K. Yoo and K. Kim, Symp. VLSI Tech. Dig., 52 (2011).
3. B. Govoreanu, G.S. Kar, Y-Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I.P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D.J. Wouters, J.A. Kittl, M. Jurczak, IEDM Tech. Dig., 3161 (2011).
4. Tz-yi Liu, Tian Hong Yan, R. Scheuerlein, Y. Chen, J. K. Lee, G. Balakrishnan, et al., ISSCC Tech. Dig., 210 (2013).
5. R. Fackenthal, M. Kitagawa, W. Otsuka, K. Prall, D. Mills, K. Tsutsui, J. Javanifard, K. Tedrow, T. Tsushima, Y. Shibahara, G. Hush, ISSCC Tech. Dig., 338 (2014).
6. M. Ueki, K. Takeuchi, T. Yamamoto, A. Tanabe, N. Ikarashi, M. Saitoh, T. Nagumo, H. Sunamura, M. Narihiro, K. Uejima, K. Masuzaki, N. Furutake, S. Saito, Y. Yabe, A. Mitsuiki, K. Takeda, T. Hase, Y. Hayashi, Symp. VLSI Tech. Dig., 108 (2015).
7. A. Benoist, S. Blonkowski, S. Jeannot, S. Denorme, J. Damiens, J. Berger, P. Candelier, E. Vianello, H. Grampeix, J.F. Nodin, E. Jalaguier, L. Perniola, B. Allard, IRPS Proc. 2E.6.1 (2014).
8. M.-F. Chang, A. Lee, C.-C. Lin, M.-S. Ho, P.-C. Chen, C.-C. Kuo, M.-P. Chen, P.-L. Tseng, T.-K. Ku, C.-F. Chen, K.-S. Li, J.-M. Shieh, ASP-DAC Proc., 569 (2015).
9. I. Kazi, P. Meinerzhagen, P.-E. Gaillardon, D. Sacchetto, A. Burg, G. De Micheli, NEWCAS Proc., (2013).
10. N. Jovanovic, O. Thomas, E. Vianello, J.-M. Portal, B. Nikolic, L. Naviner, NEWCAS Proc., (2014).
11. L. Goux, A. Fantini, A. Redolfi, C.Y. Chen, F.F. Shi, R. Degraeve, Y.Y. Chen, T. Witters, G. Groeseneken, M. Jurczak, Symp. VLSI Tech. Dig., (2014).
12. N. Jovanovic, E. Vianello, O. Thomas, B. Nikolić, L. Naviner, to be presented at S3S 2015.
13. D. Garbin, O. Bichler, E. Vianello, Q. Rafhay, C. Gamrat, L. Perniola, G. Ghibaudo, B. DeSalvo, IEDM Tech. Dig., 3161 (2014).
14. O. Bichler, D. Querlioz, S. J. Thorpe, J.-P. Bourgoin, C. Gamrat, Neural Networks, 32, 339 (2011).
15. D. Garbin, E. Vianello, O. Bichler, Q. Rafhay, C. Gamrat, G. Ghibaudo, B. De Salvo, L. Perniola, IEEE Trans. Electron Devices, 99 (2015)
16. D. Garbin, E. Vianello, O. Bichler, M. Azzaz, Q. Rafhay, P. Candelier, C. Gamrat, G. Ghibaudo, B. De Salvo, L. Perniola, to be presented at Nanoarch 2015
17. P. Simard, D. Steinkraus, J. Platt, ICDAR Proc., 958 (2003).
18. LeCun et al., http://yann.lecun.com/exdb/mnist/.