An asynchronous low latency arbiter for Quality of Service (QoS) applications

Proceedings of the International Conference on Microelectronics, ICM

Volumn 2003-January, Issue , 2003, Pages 123-126

  Felicijan, T ^a   Bainbridge, J ^a   Furber, S ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Artificial intelligence; Bandwidth; Delay; Integrated circuit interconnections; Network on a chip; Quality of service; Resource management; Senior members; System on a chip; Time division multiplexing

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ARTIFICIAL INTELLIGENCE; ASYNCHRONOUS SEQUENTIAL LOGIC; BANDWIDTH; INTEGRATED CIRCUIT INTERCONNECTS; MICROELECTRONICS; RESOURCE ALLOCATION; SYSTEM-ON-CHIP; TIME DIVISION MULTIPLEXING; TIME SHARING SYSTEMS;

DELAY; INTEGRATED CIRCUIT INTERCONNECTIONS; NETWORK ON A CHIP; RESOURCE MANAGEMENT; SENIOR MEMBERS; SYSTEM ON A CHIP;

QUALITY OF SERVICE;

EID: 84945270100     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2003.238427     Document Type: Conference Paper

References (8)

1. ATM Forum. http://www.atmforum.com.
2. A. J. Martin, "The Design of a Self-timed Circuit for Distributed Mutual Exclusion," In 1985 Chapel Hill Conference on VLSI, pp. 245-260, (1985)
3. M. B. Josephs and J. T. Yantchev, "CMOS Design of the Tree Arbiter Element," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4(4), pp. 472-476, December 1996.
4. C. Seitz, "System Timing", Chapter 7 of Introduction to VLSI Systems by C. Mead, L. Conway, Addison Wesley Second Edition, 1980.
5. A. Bystrov, D. Kinniment and A. Yakovlev, "Priority Arbiters," Int. Symposium on Advanced Research in Asynchronous Circuits (ASYNC). Eilat, Israel, pp. 128-137, April 2000.
6. J. Sparsø and S. Furber, Principles of Asynchronous Circuit Design: A System Perspective. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2001.
7. I. E. Sutherland, "Micropipelines," Communications of the ACM, 32 (6), pp. 720-738, June 1989.
8. A. J. Martin, "The Limitations to Delay-Insensitivity in Asynchronous Circuits," In W. J. Dally, editor, Sixth MIT Conference on Advanced Research in VLSI, pp. 263-278, MIT Press, (1990).