메뉴 건너뛰기




Volumn , Issue , 2015, Pages

A probabilistically analysable cache implementation on FPGA

Author keywords

[No Author keywords available]

Indexed keywords

ARBITRARY ACCURACY; CONFIDENCE INTERVAL; DATA CACHES; LEAST-RECENTLY-USED POLICIES; RANDOM PLACEMENT; REPLACEMENT POLICY; TIMING ANALYSIS; WORST-CASE EXECUTION TIME;

EID: 84945144106     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NEWCAS.2015.7181984     Document Type: Conference Paper
Times cited : (2)

References (16)
  • 1
    • 84891879028 scopus 로고    scopus 로고
    • Proartis: Probabilistically analyzable real-time systems
    • May
    • F. J. Cazorla et al., "Proartis: Probabilistically analyzable real-time systems," ACM Trans. Embed. Comput. Syst., vol. 12, no. 2s, pp. 94:1-94:26, May 2013.
    • (2013) ACM Trans. Embed. Comput. Syst. , vol.12 , Issue.2 S , pp. 941-9426
    • Cazorla, F.J.1
  • 2
    • 43949126892 scopus 로고    scopus 로고
    • The worst-case execution-time problem-overview of methods and survey of tools
    • May
    • R. Wilhelm et al., "The worst-case execution-time problem-overview of methods and survey of tools," ACM Trans. Embed. Comput. Syst., vol. 7, no. 3, pp. 36:1-36:53, May 2008.
    • (2008) ACM Trans. Embed. Comput. Syst. , vol.7 , Issue.3 , pp. 361-3653
    • Wilhelm, R.1
  • 3
    • 84940106815 scopus 로고    scopus 로고
    • "Cortex-M Series. " [Online]. Available: http://www. arm. com/products/ processors/cortex-m/
    • Cortex-M Series
  • 5
    • 0033075414 scopus 로고    scopus 로고
    • Randomized cache placement for eliminating conflicts
    • Feb.
    • N. Topham and A. González, "Randomized cache placement for eliminating conflicts," IEEE Trans. Comput., vol. 48, no. 2, pp. 185-192, Feb. 1999.
    • (1999) IEEE Trans. Comput. , vol.48 , Issue.2 , pp. 185-192
    • Topham, N.1    González, A.2
  • 6
    • 34548663356 scopus 로고    scopus 로고
    • Timing predictability of cache replacement policies
    • Nov.
    • J. Reineke, D. Grund, C. Berg, and R. Wilhelm, "Timing predictability of cache replacement policies," Real-Time Syst., vol. 37, no. 2, pp. 99-122, Nov. 2007.
    • (2007) Real-Time Syst. , vol.37 , Issue.2 , pp. 99-122
    • Reineke, J.1    Grund, D.2    Berg, C.3    Wilhelm, R.4
  • 8
    • 84866440712 scopus 로고    scopus 로고
    • Measurement-based probabilistic timing analysis for multi-path programs
    • G. Cucu et al., "Measurement-based probabilistic timing analysis for multi-path programs," in Real-Time Systems (ECRTS), 2012 24th Euromicro Conference on, 2012, pp. 91-101.
    • (2012) Real-Time Systems (ECRTS), 2012 24th Euromicro Conference on , pp. 91-101
    • Cucu, G.1
  • 10
    • 0031599142 scopus 로고    scopus 로고
    • Mersenne twister: A 623-dimensionally equidistributed uniform pseudo-random number generator
    • Jan.
    • M. Matsumoto et al., "Mersenne twister: A 623-dimensionally equidistributed uniform pseudo-random number generator," ACM Trans. Model. Comput. Simul., vol. 8, no. 1, pp. 3-30, Jan. 1998.
    • (1998) ACM Trans. Model. Comput. Simul. , vol.8 , Issue.1 , pp. 3-30
    • Matsumoto, M.1
  • 13
    • 4243141795 scopus 로고    scopus 로고
    • Efficient multiply-with-carry random number generators with maximal period
    • Oct.
    • M. Goresky and A. Klapper, "Efficient multiply-with-carry random number generators with maximal period," ACM Trans. Model. Comput. Simul., vol. 13, no. 4, pp. 310-321, Oct. 2003.
    • (2003) ACM Trans. Model. Comput. Simul. , vol.13 , Issue.4 , pp. 310-321
    • Goresky, M.1    Klapper, A.2
  • 14
    • 80051996448 scopus 로고    scopus 로고
    • The Mälardalen WCET benchmarks-past, present and future
    • B. Lisper, Ed. Brussels, Belgium: OCG, Jul.
    • J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, "The Mälardalen WCET benchmarks-past, present and future," in WCET2010, B. Lisper, Ed. Brussels, Belgium: OCG, Jul. 2010, pp. 137-147.
    • (2010) WCET2010 , pp. 137-147
    • Gustafsson, J.1    Betts, A.2    Ermedahl, A.3    Lisper, B.4
  • 15
    • 84945115420 scopus 로고
    • Worst-case execution time analysis for a Java processor
    • F. Amoset et al., "Worst-case execution time analysis for a java processor," Journal of Algorithms, vol. 12, no. 4, pp. 685-6-99, 1991.
    • (1991) Journal of Algorithms , vol.12 , Issue.4 , pp. 685-699
    • Amoset, F.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.