Improving the performance of MPI derived datatypes by optimizing memory-access cost

Proceedings - IEEE International Conference on Cluster Computing, ICCC

Volumn 2003-January, Issue , 2003, Pages 412-419

  Byna, Surendra ^a   Gropp, William ^b   Sun, Xian He ^a   Thakur, Rajeev ^b  

^a Illinois Institute of Technology   (United States)

^b ARGONNE NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLUSTER COMPUTING; COMPUTER ARCHITECTURE; MESSAGE PASSING;

COMMUNICATION FUNCTIONS; DERIVED DATATYPES; MATRIX TRANSPOSE; MEMORY ACCESS; MEMORY LAYOUT; MEMORY OPTIMIZATION; MPI IMPLEMENTATIONS; PACKING ALGORITHMS;

MEMORY ARCHITECTURE;

EID: 84944883574     PISSN: 15525244     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CLUSTR.2003.1253341     Document Type: Conference Paper

References (17)

1. Message Passing Interface Forum, "MPI: A Message-Passing Interface Standard, Version 1.1," http://www.mpi-forum.org/docs/docs.html, June 1995.
2. William Gropp, Ewing Lusk, and Anthony Skjellum, Using MPI: Portable Parallel Programming with the Message-Passing Interface, MIT Press, 2nd edition, 1999.
3. Jesper Larsson Träff, Rolf Hempel, Hubert Ritzdorf, and Falk Zimmermann, "Flattening on the Fly: Efficient Handling of MPI Derived Datatypes," in Proceedings of the 6th European PVM/MPI Users' Group Meeting, Lecture Notes in Computer Science, Vol. 1697, Springer, pp. 109-116, 1999.
4. William Gropp, Ewing Lusk, and Deborah Swider, "Improving the Performance of MPI Derived Datatypes", in Proceedings of the Third MPI Developer's and User's Conference, MPI Software Technology Press, pp. 25-30, March 1999.
5. Kirk W. Cameron, Xian-He Sun, "Quantifying Locality Effect in Data Access Delay: Memory logP," to appear in Proceedings of the 17th International Parallel and Distributed Processing Symposium (IPDPS '03), April 2003.
6. National Center for Supercomputing Applications, "Understanding Performance on the SGI Origin 2000," http://archive.ncsa.uiuc.edu/SCD/Perf/Tuning/Tips/Tuning.html.
7. Monica Lam, Edward E. Rothberg, and Michael E. Wolf, "The Cache Performance of Blocked Algorithms," in Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 63-74, April 1991.
8. M. Kandemir, J. Ramanujam and A. Choudhary, "Cache Locality by a Combination of Loop and Data Transformations," IEEE Transactions on Computers (TC) 48(2): 159-167, February 1999.
9. Gabriel Rivera and Chau-Wen Tseng, "Locality optimizations for multi-level caches," in Proceedings of SC99: High-Performance Networking and Computing, November 1999.
10. LAPACK - Linear Algebra Package, http://www.netlib.org/lapack.
11. IBM Corp. Engineering Scientific Subroutine Library (ESSL), http://www-1.ibm.com/servers/eserver/pseries/library/sp-books/essl.html.
12. R. Clint Whaley, Antoine Petitet, and Jack Dongarra, "Automated Empirical Optimizations of Software and the ATLAS Project," Parallel Computing, 27(1-2):3-25, 2001.
13. SGI MIPSpro family compilers, http://www.sgi.com/developers/devtools/languages/mipspro.html.
14. David Culler, Richard Karp, David Patterson, Abhijit Sahay, Klaus Erik Schauser, Eunice Santos, Ramesh Subramonian, and Thorsten von Eicken, "LogP: Towards a Realistic Model of Parallel Computation," in Proceedings of Fourth ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 1-12, May 1993.
15. O. Temam, C. Fricker, and W. Jalby, "Cache Awareness in Blocking Techniques," Journal of Programming Languages, 1998
16. Ashley Saulsbury, Fredrik Dahlgren, and Per Stenström, "Recency-based TLB Preloading," in Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 117-127, June 2000.
17. R. H. Saavedra, R. S. Gaines, and M. J. Carlton, Micro Benchmark Analysis of the KSR1, in Proceedings of Supercomputing '93, pp. 202-213, December 1993.