Timing-driven bipartitioning with replication using iterative quadratic programming

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1999-January, Issue , 1999, Pages 105-108

  Ou, Shihliang ^a   Pedram, Massoud ^a  

^a University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER PROGRAMMING; QUADRATIC PROGRAMMING; TIMING CIRCUITS;

ALGORITHM FOR SOLVING; APPROXIMATE SOLUTION; BENCHMARK SUITES; CONSTRAINED PROBLEM; CONSTRAINED PROGRAMMING; FEASIBLE SOLUTION; PARTITIONING PROBLEM; TIMING CONSTRAINTS;

ITERATIVE METHODS;

EID: 84944674895     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.1999.759724     Document Type: Conference Paper

References (14)

1. C. M. Fiduccia and R. M. Mattheyses. "A Linear Time Heuristic for Improving Network Partition". In 19th DAC, pages 175-181, 1982.
2. J. Cong, H. P. Li, S. K. Lim, T. Shibuya, and D. Xu. "Large Scale Circuit Partitioning With Loose/Stable Net Removal And Signal Flow Based Clustering". In ICCAD, pages 441-446, 1997.
3. S. Dutt, W. Deng. "A Probability-based Approach to VLSI Circuit Partitioning". In 33th DAC, pages 100-105, 1996.
4. C. J. Alpert, J. H. Huang, and A. B. Kahng. "Multilevel Circuit Partitioning". In 34th DAC, pages 530-533, 1997.
5. S.Dutt and W. Deng. "VLSI Circuit Partitioning by Cluster-removal Using Iterative Improvement Techniques". In 33th DAC, pages 194-200, 1996.
6. A. B. Kahng. "Features for Partitioning in Physic Design". In ISPD, pages 190-193,1998.
7. E. L. Lawler, K. N. Levitt, and J. Turner. "Module Clustering to Minimize Delay in Digital Network". IEEE Trans, on Computers, pages 47-57,1969.
8. R. Murgai, R. K. Brayton, and A. S. Vincentelli. "On Clustering for Minimum Delay/Area". In ICCAD, pages 6-9, 1991.
9. H. Yang and D. F. Wong. "Circuit Clustering for Delay Minimization Under Area and Pin Constraints". In Proc. of the International Workshop on FPGA, 1994.
10. R. Kuznar, Doctoral Thesis, Univ. of Ljubljana, 1996.
11. M. Shin and E. S. Kuh. "Quadratic boolean programming for performance-driven system partitioning". In DAC, pages 761-765, 1993.
12. R. B. Hitchcock, G. L. Smith, and D. D. Cheng. 'Tuning Analysis of Computer Hardware". IBM Journal of Research and Development, 26(1), pages 100-105,1983.
13. R. J. Vanderbei. "LOQO: An Interior Point Code for Quadratic Programming", Technical Report, Princeton University, 1995.
14. ISCAS89 benchmarks, at "http://www.cbl.ncsu.edu/www/".