-
1
-
-
0028755844
-
Minimizing interacting finite state machines
-
Cambridge, MA, October
-
A. Aziz, V. Singhal, G. M. Swamy, and R. K. Brayton. Minimizing interacting finite state machines. In Proceedings of the International Conference on Computer Design, pages 255–261, Cambridge, MA, October 1994.
-
(1994)
Proceedings of the International Conference on Computer Design
, pp. 255-261
-
-
Aziz, A.1
Singhal, V.2
Swamy, G.M.3
Brayton, R.K.4
-
2
-
-
84957058244
-
Efficient decision procedures for model checking of linear time logic properties
-
In N. Halbwachs and D. Peled, editors, Springer-Verlag, Berlin, LNCS 1633
-
R. Bloem, K. Ravi, and F. Somenzi. Efficient decision procedures for model checking of linear time logic properties. In N. Halbwachs and D. Peled, editors, Eleventh Conference on Computer Aided Verification (CAV’99), pages 222–235. Springer-Verlag, Berlin, 1999. LNCS 1633.
-
(1999)
Eleventh Conference on Computer Aided Verification (CAV’99)
, pp. 222-235
-
-
Bloem, R.1
Ravi, K.2
Somenzi, F.3
-
3
-
-
0003567872
-
-
Kluwer Academic Publishers, Boston, Massachusetts
-
R. K. Brayton, G. D. Hachtel, C. T. McMullen, and A. Sangiovanni-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, Boston, Massachusetts, 1984.
-
(1984)
Logic Minimization Algorithms for VLSI Synthesis
-
-
Brayton, R.K.1
Hachtel, G.D.2
McMullen, C.T.3
Sangiovanni-Vincentelli, A.4
-
4
-
-
35048900689
-
Symbolic model checking: 1020 states and beyond
-
J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic model checking: 1020 states and beyond. Information and Computation, 98:142–170, 1992.
-
(1992)
Information and Computation
, vol.98
, pp. 142-170
-
-
Burch, J.R.1
Clarke, E.M.2
McMillan, K.L.3
Dill, D.L.4
Hwang, L.J.5
-
5
-
-
35048902648
-
Improved automata generation for linear time temporal logic
-
In N. Halbwachs and D. Peled, editors, Springer-Verlag, Berlin, LNCS 1633
-
M. Daniele, F. Giunchiglia, and M.Y. Vardi. Improved automata generation for linear time temporal logic. In N. Halbwachs and D. Peled, editors, Eleventh Conference on Computer Aided Verification (CAV’99), pages 249–260. Springer-Verlag, Berlin, 1999. LNCS 1633.
-
(1999)
Eleventh Conference on Computer Aided Verification (CAV’99)
, pp. 249-260
-
-
Daniele, M.1
Giunchiglia, F.2
Vardi, M.Y.3
-
6
-
-
85029640358
-
Checking for language inclusion using simulation relations
-
In K. G. Larsen and A. Skou, editors, Springer, Berlin, July, LNCS
-
D. L. Dill, A. J. Hu, and H. Wong-Toi. Checking for language inclusion using simulation relations. In K. G. Larsen and A. Skou, editors, Third Workshop on Computer Aided Verification (CAV’91), pages 255–265. Springer, Berlin, July 1991. LNCS 575.
-
(1991)
Third Workshop on Computer Aided Verification (CAV’91)
, pp. 255-265
-
-
Dill, D.L.1
Hu, A.J.2
Wong-Toi, H.3
-
9
-
-
0002147440
-
Simple on-the-fly automatic verification of linear temporal logic
-
Chapman & Hall
-
R. Gerth, D. Peled, M. Y. Vardi, and P. Wolper. Simple on-the-fly automatic verification of linear temporal logic. In Protocol Specification, Testing, and Verification, pages 3–18. Chapman & Hall, 1995.
-
(1995)
Protocol Specification, Testing, and Verification
, pp. 3-18
-
-
Gerth, R.1
Peled, D.2
Vardi, M.Y.3
Wolper, P.4
-
10
-
-
0001442299
-
A method for minimizing the number of internal states in incompletely specified sequential networks
-
June
-
A. Grasselli and F. Luccio. A method for minimizing the number of internal states in incompletely specified sequential networks. IEEE Transactions on Electronic Computers, EC-14(3):350–359, June 1965.
-
(1965)
IEEE Transactions on Electronic Computers
, vol.14
, Issue.3
, pp. 350-359
-
-
Grasselli, A.1
Luccio, F.2
-
11
-
-
85087253236
-
Checking that finite-state concurrent programs satisfy their linear specification
-
Y. Kesten, Z. Manna, H. McGuire, and A. Pnueli. Checking that finite-state concurrent programs satisfy their linear specification. In Proceedings of the 11th ACM Symposium on Principles of Programming Languages, pages 97–107, 1984.
-
(1984)
Proceedings of the 11Th ACM Symposium on Principles of Programming Languages
, pp. 97-107
-
-
Kesten, Y.1
Manna, Z.2
McGuire, H.3
Pnueli, A.4
-
12
-
-
33745529429
-
Algorithmic verification of linear temporal logic specifications
-
Berlin, Springer. LNCS
-
Y. Kesten, A. Pnueli, and L.-o. Raviv. Algorithmic verification of linear temporal logic specifications. In International Colloquium on Automata, Languages, and Programming (ICALP-98), pages 1–16, Berlin, 1998. Springer. LNCS 1443.
-
(1998)
International Colloquium on Automata, Languages, and Programming (ICALP-98)
, pp. 1-16
-
-
Kesten, Y.1
Pnueli, A.2
Raviv, L.-O.3
-
15
-
-
33845331515
-
Minimization of boolean functions. Bell Syst
-
November
-
E. J. McCluskey. Minimization of boolean functions. Bell Syst. Technical Journal, 35:1417–1444, November 1956.
-
(1956)
Technical Journal
, vol.35
, pp. 1417-1444
-
-
McCluskey, E.J.1
|