A VLIW architecture for logarithmic arithmetic

Proceedings - Euromicro Symposium on Digital System Design, DSD 2003

Volumn , Issue , 2003, Pages 294-302

  Arnold, M G ^a  

^a LEHIGH UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURE; DIGITAL ARITHMETIC; NUMBER THEORY; NUMBERING SYSTEMS; SYSTEMS ANALYSIS;

HIDDEN COSTS; IEEE-754 STANDARD; IMPROVE PERFORMANCE; INSTRUCTION SET ARCHITECTURE; LOGARITHMIC ARITHMETIC; LOGARITHMIC NUMBER SYSTEM; MULTIPLY ACCUMULATE; VERY LONG INSTRUCTION WORDS;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

ALGORITHMS; COMPUTATION;

EID: 84944312074     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2003.1231957     Document Type: Conference Paper

References (12)

1. M. G. Arnold, T. A. Bailey, J. R. Cowles and M. D. Winkel, "Arithmetic Co-transformations in the Real and Complex Logarithmic Number Systems," IEEE Trans. Comput., vol. 47, no. 7, pp. 777-786, July 1998.
2. E. I. Chester and J. N. Coleman, "Matrix Engine for Signal Processing Applications Using the Logarithmic Number System," Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, San Jose, CA, pp. 315-324, 17-19 July 2002.
3. J. N. Coleman, C. I. Softley, J. Kadlec, R. Matousek, M. Licko, Z. Pohl and A. Hermanek, "The European Logarithmic Microprocessor - a QR RLS Application," 35th IEEE Asilomar Comference on Signals, Systems and Computers, p. 155-159, Pacific Grove, California, October 2001.
4. M. Kahrs and K. Branderburg, eds., Applications of Digital Signal Processing to Audio and Acoustics, Kluwer Academic Publishers, Norwell, MA, p. 224, 1998.
5. D. M. Lewis, "114 MFLOPS Logarithmic Number System Arithmetic Unit for DSP Applications," Intl. Solid-State Circuits Conf., San Francisco, pp. 86-87, Feb. 1995.
6. Junichiro Makino and Makoto Taiji, Scientific Simulations with Special-Purpose Computers - the GRAPE Systems, John Wiley and Sons, Chichester, 1998.
7. V. Paliouras, et al., "A Very-Long Instruction Word Digital Signal Processor Based on the Logarithmic Number System," Proc. of the 5th Intl. Conf. On Electronics, Circuits and Systems, vol. 3, pp. 59-62, 1998.
8. V. Paliouras and T. Stouraitis, "Logarithmic Number System for Low-Power Arithmetic," PATMOS 2000: Intl. Workshop on Power and Timing Modeling, Optimization and Simulation, Gottingen, Germany, pp. 285-294, 13-15 September, 2000.
9. J. Skog, O. Vainio and J. Nurmi, "Processor Architecture for Logarithmic Signal Processing," Proc. TUT Symp. on Signal Processing '94, Tampere, Finland, 20 May 1994.
10. T. Stouraitis, Number System Theory, Analysis, and Design, PhD Dissertation, University of Florida, Gainesville, 1986.
11. E. E. Swartzlander and A. G. Alexopoulos, "The Sign/Logarithm Number System," IEEE Trans. Comput., vol. C-24, pp. 1238-1242, Dec 1975.
12. F. J. Taylor, R. Gill, J. Joseph and J. Radke, "A 20 Bit Logarithmic Number System Processor," IEEE Trans. Comput., vol. C-37, pp. 190-199, 1988.