Optimum Design of Power MOSFET's

IEEE Transactions on Electron Devices

Volumn 31, Issue 12, 1984, Pages 1693-1700

  Patel, Vikram M ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b EXCEL Microelectronics ^*  (United States)

^c Avantek Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84941490928     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1984.21773     Document Type: Article

References (17)

1. C. Hu, “A parametric study of power MOSFET's,” in Record of 1979 IEEE Power Electronics Specialists Conf., pp. 385–395, 1979.
2. M. Adler and S. R. Westbrook, “Power semiconductor switching devices,” IEEE Trans. Electron Devices, vol. ED-29, p. 947, 1982.
3. A. A. Tamer, K. Rauch, and J. L. Moll, “Numerical comparisons of DMOS, VMOS, and UMOS power transistors,” IEEE Trans. Electron Devices, vol. ED-30, no. 1, p. 73, Jan. 1983.
4. S. C. Sun and J. D. Plummer, “Modeling of the on-resistance of LDMOS VDMOS, and VMOS power transistors,” IEEE Trans. Electron Devices, vol. ED-27, no. 2, p. 356, Feb. 1980.
5. X. Chen and C. Hu “Optimum doping profile of power MOSFET epitaxial layer,” IEEE Trans. Electron Devices, vol. ED-29, no. 6, pp. 985–987, June 1982.
6. V. A. K. Temple, “Ideal FET doping profile,” IEEE Trans. Electron Devices, vol. ED-30, no. 6, p. 619, June 1983.
7. K. Board, D. Byrne, and M. S. Towers “The optimization of on-resistance resistance in vertical DMOS power devices with linear and hexagonal surface geometries,” IEEE Trans. Electron Devices, vol. ED-31, no. 1, pp. 75–80, Jan. 1984.
8. P. L. Hower and M. J. Geisler “Comparison of various source-gate gate geometries of power MOSFET's,” IEEE Trans. Electron Devices, vol. ED-28, no. 9, pp. 1098–4101, Sept. 1981.
9. M-H. Chi and C. Hu, “Some issues of power MOSFETs,” in Record of 1982 IEEE Power Electronics Specialists Conf., pp. 392–399, 1982.
10. P. L. Hower, T. Heng, and C. Huang, “Optimum design of power MOSFET's,” inIEDM Tech. Dig., p. 87, 1983.
11. P. L. Hower, Unitrode Inc., private communication.
12. S. Kay, C. T. Trieu, and B. H. Yoh, “A new VMOS power FET,” inIEMU Tech. Dig., pp. 97–101, 1979.
13. D. Hu, “A design of power MOSFET with low on-resistance,” Master's thesis, Dept. of Electrical Engineering and Computer Sciences, University of California, Berkeley, June 1981.
14. S. C. Sun and J. D. Plummer, “Electron mobility in inversion and accumulation layers on thermally oxidized silicon surface,” IEEE Trans. Electron Devices, vol. ED-27, pp. 1497–1508, 1980.
15. S. M. Sze and G. Gibbons, “Avalanche breakdown voltages of abrupt and linearly graded pn junctions in Ge, Si, GaAs, and GaP,” Appl. Phys. Lett., vol. 8, p. 111, 1966.
16. C. T. Wang and D. H. Navon, “Threshold and punchthrough behavior of laterally nonuniformly-doped short-channel MOSFET's,” IEEE Trans. Electron Devices, vol. ED-30, no. 7, p. 776, 1983.
17. C. Hu and M-H. Chi “Second breakdown of vertical power MOSFET's,” IEEE Trans. Electron Devices, vol. ED-29, no. 8, pp. 1287-1239, Aug. 1982.