Compiler-directed resource management for active code regions

Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT

Volumn 2003-January, Issue , 2003, Pages 85-93

  Sree, Ravikrishnan ^a   Settle, Alex ^a   Bratt, Ian ^a   Connors, Dan ^a  

^a UCB 450   (United States)

Author keywords

Adaptive systems; Delay; Impedance; Memory management; Microprocessors; Optimizing compilers; Pattern analysis; Program processors; Resource management; Runtime

Indexed keywords

ADAPTIVE SYSTEMS; CACHE MEMORY; COMPUTER ARCHITECTURE; ELECTRIC IMPEDANCE; MEMORY ARCHITECTURE; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; NATURAL RESOURCES MANAGEMENT; PROGRAM PROCESSORS; RESOURCE ALLOCATION;

DELAY; MEMORY MANAGEMENT; OPTIMIZING COMPILERS; PATTERN ANALYSIS; RESOURCE MANAGEMENT; RUNTIMES;

PROGRAM COMPILERS;

EID: 84941198744     PISSN: 15506207     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/INTERA.2003.1192359     Document Type: Conference Paper

References (19)

1. S. G. Abraham, R. A. Sugumar, D. Windheiser, B. R. Rau, and R. Gupta. Predictability of load/store instruction latencies. In Proceedings of the 26th International Symp. on Microarchitecture, pages 139-152, December 1993.
2. J. Anderson, L. M. Berc, J. Dean, S. Ghemawat, M. R. Henzinger, S. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W. E. Weihl. Continuous profiling: Where have all the cycles gone? In Proc. of the 16th ACM Symposium of Operating Systems Principles, pages 1-14, October 1997.
3. J. Auslander, M. Philipose, C. Chambers, S. Eggers, and B. Bershad. Fast, effective dynamic compilation. In Proceedings of the ACM SIGPLAN 1996 Conference on Programming Language Design and Implementation, volume 31, pages 149-159, June 1996.
4. K. Beyls and E. H. D'Hollander. Compile-time cache hint generation for epic architectures. In Proceedings of the Second Workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Techniques, November 2002.
5. B. Calder, P. Feller, and A. Eustace. Value profiling. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 259-269, December 1997.
6. D. A. Connors and W. W. Hwu. Compiler-directed dynamic computation reuse: Rationale and initial results. In Proceedings of 32nd Intl. Symp. on Microarchitecture, November 1999.
7. T. M. Conte, M. K. N., and M. A. Hirsch. Accurate and practical profile-driven compilation using the profile buffer. In Proceedings of the 29th Annual International Symposium on Microarchitecture, pages 36-45, Paris, France, 2-4 December 1996. ACM Press.
8. M. D. Ernst, J. Cockrell, W. G. Griswold, and D. Notkin. Dynamically discovering likely program invariants to support program evolution. In Proceedings of the 19th International Conference on Software Engineering, pages 213-224, May 1999.
9. W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R. A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J. G. Holm, and D. M. Lavery. The Superblock: An effective technique for VLIW and superscalar compilation. The Journal of Supercomputing, 7(1):229-248, January 1993.
10. T. L. Johnson and W. W. Hwu. Run-time adaptive cache hierarchy management via reference analysis. In Proceedings of the 24th International Symposium on Computer Architecture, June 1997.
11. T. L. Johnson, M. C. Merten, and W. Mei W. Hwu. Run-time spatial locality detection and optimization. In International Symposium on Microarchitecture, pages 57-64, 1997.
12. D. C. Lee, P. J. Crowley, J. L. Baer, T. E. Anderson, and B. N. Bershad. Execution characteristics of desktop applications on windows nt. In Proceedings of the 25th International Symposium on Computer Architecture, pages 27-38, June 1998.
13. M. H. Lipasti and J. P. Shen. Value locality and load value prediction. In Proceedings of 7th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 138-147, September 1996.
14. M. C. Merten, A. R. Trick, C. N. George, J. C. Gyllenhaal, and W. W. Hwu. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization. In Proceedings of the 1999 International Symposium on Computer Architecture, May 1999.
15. M. C. Merten, A. R. Trick, E. M. Nystrom, R. D. Barnes, J. C. Gyllenhaal, and W. W. Hwu. A hardware mechanism for dynamic extraction and relayout of program hot spots. In Proc. 2000 Int'l Symp. on Computer Architecture, pages 136-147, June 2000.
16. T. C. Mowry, M. S. Lam, and A. Gupta. Design and evaluation of a compiler algorithm for prefetching. In Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 62-73, Oct 1992.
17. S. Narayanasamy, T. Sherwood, S. Sair, B. Calder, and G. Varghese. Catching accurate profiles in hardware. In 9th International Symposium on High Performance Computer Architecture, February 2003.
18. J. Rivers and E. Davidson. Reducing conflicts in direct-mapped caches with a temporality-based design. In Proceedings of the 1996 International Conference on Parallel Processing, page 154, August 1996.
19. Y. Wu, R. Rakvic, L.-L. Chen, C.-C. Miao, G. Chrysos, and J. Fang. Compiler managed micro-cache bypassing for high performance epic processors. In Proceedings of the 35th International Symp. on Microarchitecture, November 2002.