Hierarchical global wiring for custom chip design

Proceedings - Design Automation Conference

Volumn , Issue , 1986, Pages 481-489

  Luk, W K ^a   Tang, D T ^a   Wong, C K ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS;

ACTUAL CHIPS; CUSTOM CHIPS; GLOBAL WIRING; PHYSICAL DESIGN; RUNNING TIME; SLICING STRUCTURE; SLICING TREE; WIRE LENGTH;

TREES (MATHEMATICS);

EID: 84939377458     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.1986.1586132     Document Type: Conference Paper

References (13)

1. A. V. Aho, J. E. Hopcroft and J. D. Ullman, The design and analysis of computer algorithms, Addison-Wesley, Reading, MA, 1974.
2. M. Burstein and R. Pelavin, Hierarchical wire routing, IEEE Trans, on CAD, Vol. CAD-2, No. 4, pp. 223-234, October 1983.
3. N. P. Chen, C. P. Hsu, E. S. Kuh, C. C. Chen and M. Takahashi, BBL: A building-block layout system for custom chip design, Proc. IEEE Int. Conf. on Computer-Aided Design, pp. 40-41, 1983.
4. L. Kou, G. Markowsky and L. Berman, A fast algorithm for steiner trees, Acta Informatica, Vol. 15, pp. 141-145, 1981.
5. J. T. Li and M. Marek-Sadowaka, Global-routing for gate array, IEEE Trans, on Computer-Aided Design, Vol. CAD-3, No. 4, October 1984.
6. W.K. Luk, P. Sipala, M. Tamminen, D. Tang, L. Woo and C.K. Wong, A hierarchical global wiring algorithm for custom chip design, IBM Research Report, 1986.
7. R. Otten, Automatic floorplan design, Proc. 19th Design Automation Conf., pp. 261-267, 1982.
8. R. L. Rivest, The PI (placement and interconnect) system, Proc. 19th Design Automation Conf., 1982.
9. M. Tamminen, W.K. Luk, P. Sipala, L.S. Woo and C.K. Wong, Constructing Maximal Slicings from Geometry, IBM Research Report, RC 11476, June 1985.
10. M. Tamminen, W.K. Luk, and C.K. Wong, Optimal algorithm for finding minimal height binary slicing tree, IBM invention disclosure, 1985.
11. B. S. Ting and B. N. Tien, Routing techniques for gate arrays, IEEE Trans, on Computer-Aided Design, Vol. CAD-2, No. 4, pp. 301-312, October 1983.
12. M. P. Vecchi and S. Kirkpatrick, Global wiring by simulated annealing, IEEE Trans, on Computer-Aided Design, Vol. CAD-2, No. 4, pp. 215-222, October 1983.
13. J. A. Wald and C. J. Colbourn, Steiner trees, partial 2-trees, and minimum IFI networks, Networks, Vol. 13, pp. 159-167, 1983.