|
Volumn 1896, Issue , 2000, Pages 270-276
|
Compact spiking neural network implementation in FPGA
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTATION THEORY;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
NETWORK ARCHITECTURE;
NEURONS;
RECONFIGURABLE ARCHITECTURES;
STOCHASTIC SYSTEMS;
FPGA IMPLEMENTATIONS;
FPGA SYNTHESIS;
NEURON ARCHITECTURES;
PULSE TRAIN;
SIGNAL MULTIPLEXING;
SPIKING NEURAL NETWORKS;
SPIKING NEURON;
VHDL SIMULATION;
NEURAL NETWORKS;
|
EID: 84937790555
PISSN: 03029743
EISSN: 16113349
Source Type: Journal
DOI: 10.1007/3-540-44614-1_30 Document Type: Article |
Times cited : (16)
|
References (7)
|