메뉴 건너뛰기




Volumn 1896, Issue , 2000, Pages 270-276

Compact spiking neural network implementation in FPGA

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORK ARCHITECTURE; NEURONS; RECONFIGURABLE ARCHITECTURES; STOCHASTIC SYSTEMS;

EID: 84937790555     PISSN: 03029743     EISSN: 16113349     Source Type: Journal    
DOI: 10.1007/3-540-44614-1_30     Document Type: Article
Times cited : (16)

References (7)
  • 5
    • 0032683138 scopus 로고    scopus 로고
    • Frequency-Based Multilayer Neural Network with On-Chip Learning and Enhancement Neuron Characteristics
    • Hikawa, H.: Frequency-Based Multilayer Neural Network with On-Chip Learning and Enhancement Neuron Characteristics. Transactions on Neural Networks IEEE, Vol. 10, No. 3, (1999) 545-553
    • (1999) Transactions on Neural Networks IEEE , vol.10 , Issue.3 , pp. 545-553
    • Hikawa, H.1
  • 6
    • 0031628546 scopus 로고    scopus 로고
    • Learning Performance of Frequency-Modulation Digital Neural Network with On-Chip Learning
    • Hikawa, H.: Learning Performance of Frequency-Modulation Digital Neural Network with On-Chip Learning. WCCI ’98 -- IJCNN (1998) 557-562
    • (1998) WCCI ’98 -- IJCNN , pp. 557-562
    • Hikawa, H.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.